- 您现在的位置：买卖IC网 > PDF目录18825 > MAX2121ETI+ (Maxim Integrated)RF RECEIVER PDF资料下载
参数资料
| 型号： | MAX2121ETI+ |
| 厂商： | Maxim Integrated |
| 文件页数： | 15/19页 |
| 文件大小： | 0K |
| 描述： | RF RECEIVER |
| 标准包装： | 60 |
| 功能： | 调谐器 |
| 频率： | 925MHz ~ 2.175GHz |
| RF 型： | L 频带 |
| 次要属性： | 直接转换 |
| 封装/外壳： | 28-WFQFN 裸露焊盘 |
| 包装： | 管件 |
Complete Direct-Conversion L-Band Tuner
2-Wire Serial Interface
The MAX2121 uses a 2-wire I 2 C-compatible serial inter-
face consisting of a serial-data line (SDA) and a serial-
clock line (SCL). SDA and SCL facilitate bidirectional
communication between the MAX2121 and the master
at clock frequencies up to 400kHz. The master initiates
a data transfer on the bus and generates the SCL sig-
nal to permit data transfer. The MAX2121 behaves as a
slave device that transfers and receives data to and
from the master. SDA and SCL must be pulled high
with external pullup resistors (1k ? or greater) for proper
bus operation. Pullup resistors should be referenced to
the MAX2121’s V CC .
One bit is transferred during each SCL clock cycle. A
minimum of nine clock cycles is required to transfer a
byte in or out of the MAX2121 (8 bits and an ACK/NACK).
The data on SDA must remain stable during the high
period of the SCL clock pulse. Changes in SDA while
Slave Address
The MAX2121 has a 7-bit slave address that must be
sent to the device following a START condition to initi-
ate communication. The slave address is internally pro-
grammed to 1100000. The eighth bit (R/ W ) following
the 7-bit address determines whether a read or write
operation occurs.
The MAX2121 continuously awaits a START condition
followed by its slave address. When the device recog-
nizes its slave address, it acknowledges by pulling the
SDA line low for one clock period; it is ready to accept
or send data depending on the R/ W bit (Figure 1).
The write/read address is C0/C1 if ADDR pin is con-
nected to ground. The write/read address is C2/C3 if
the ADDR pin is connected to V CC .
SLAVE ADDRESS
SCL is high and stable are considered control signals
(see the START and STOP Conditions section). Both SDA
and SCL remain high when the bus is not busy.
START and STOP Conditions
The master initiates a transmission with a START condi-
SDA
SCL
S
1
1
1
2
0
3
0
4
0
5
0
6
0
7
R/W
8
ACK
9
tion (S), which is a high-to-low transition on SDA while
SCL is high. The master terminates a transmission with
a STOP condition (P), which is a low-to-high transition
on SDA while SCL is high.
Acknowledge and Not-Acknowledge Conditions
Data transfers are framed with an acknowledge bit
(ACK) or a not-acknowledge bit (NACK). Both the mas-
ter and the MAX2121 (slave) generate acknowledge
bits. To generate an acknowledge, the receiving device
must pull SDA low before the rising edge of the
acknowledge-related clock pulse (ninth pulse) and
keep it low during the high period of the clock pulse.
To generate a not-acknowledge condition, the receiver
allows SDA to be pulled high before the rising edge of
the acknowledge-related clock pulse, and leaves SDA
high during the high period of the clock pulse.
Monitoring the acknowledge bits allows for detection of
unsuccessful data transfers. An unsuccessful data
transfer happens if a receiving device is busy or if a
system fault has occurred. In the event of an unsuc-
cessful data transfer, the bus master must reattempt
communication at a later time.
Figure 1. MAX2121 Slave Address Byte with ADDR Pin
Connected to Ground
Write Cycle
When addressed with a write command, the MAX2121
allows the master to write to a single register or to multi-
ple successive registers.
A write cycle begins with the bus master issuing a
START condition followed by the seven slave address
bits and a write bit (R/ W = 0). The MAX2121 issues an
ACK if the slave address byte is successfully received.
The bus master must then send to the slave the address
of the first register it wishes to write to (see Table 1 for
register addresses). If the slave acknowledges the
address, the master can then write one byte to the regis-
ter at the specified address. Data is written beginning
with the most significant bit. The MAX2121 again issues
an ACK if the data is successfully written to the register.
The master can continue to write data to the successive
internal registers with the MAX2121 acknowledging each
successful transfer, or it can terminate transmission by
issuing a STOP condition. The write cycle does not termi-
nate until the master issues a STOP condition.
START
WRITE DEVICE
ADDRESS
1100000
R/W
0
ACK
—
WRITE REGISTER
ADDRESS
0x00
ACK
—
WRITE DATA TO
REGISTER 0x00
0x0E
ACK
—
WRITE DATA TO
REGISTER 0x01
0xD8
ACK
—
WRITE DATA TO
REGISTER 0x02
0xE1
ACK
—
STOP
Figure 2. Example: Write Registers 0, 1, and 2 with 0x0E, 0xD8, and 0xE1, respectively.
15
相关PDF资料 |
PDF描述 |
|---|---|
| CD421090B | SCR MOD ISO DUAL 1000V 90A |
| MAX2750EUA+ | IC OSC VOLT CNTRL 8-UMAX |
| CD420890B | SCR MOD ISO DUAL 800V 90A |
| 6356-48 | KIT ALLIG CLIP PATCH CORD 48" |
| T620062004DN | SCR PHASE CTRL MOD 600V 200A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX2121ETI+ | 功能描述:调谐器 Direct-Conversion L-Band Tuner RoHS:否 制造商:NXP Semiconductors 功能: 噪声系数: 工作电源电压: 最小工作温度: 最大工作温度: |
| MAX2121ETI+T | 功能描述:调谐器 Direct-Conversion L-Band Tuner RoHS:否 制造商:NXP Semiconductors 功能: 噪声系数: 工作电源电压: 最小工作温度: 最大工作温度: |
| MAX2121EVKIT# | 功能描述:射频开发工具 MAX2121 Eval Kit RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| MAX212C/D | 功能描述:RS-232接口集成电路 +3V Powered Low-Power True RS-232 Transceiver RoHS:否 制造商:Exar 数据速率:52 Mbps 工作电源电压:5 V 电源电流:300 mA 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:LQFP-100 封装: |
| MAX212CAG | 功能描述:RS-232接口集成电路 RoHS:否 制造商:Exar 数据速率:52 Mbps 工作电源电压:5 V 电源电流:300 mA 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:LQFP-100 封装: |
发布紧急采购，3分钟左右您将得到回复。