- 您现在的位置：买卖IC网 > PDF目录18776 > MAX3541ELM+ (Maxim Integrated)IC TV TUNER SGL CONV 48FCLGA PDF资料下载
参数资料
| 型号： | MAX3541ELM+ |
| 厂商： | Maxim Integrated |
| 文件页数： | 14/19页 |
| 文件大小： | 0K |
| 描述： | IC TV TUNER SGL CONV 48FCLGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 产品变化通告： | Product Discontinuation 20/Apr/2012 |
| 标准包装： | 43 |
| 系列： | * |
| 频率： | 47MHz ~ 68MHz，174MHz ~ 230MHz，470MHz ~ 862MHz |
| 电流 - 接收： | * |
| 数据接口： | PCB，表面贴装 |
| 存储容量： | * |
| 天线连接器： | PCB，表面贴装 |
| 电源电压： | 3.1 V ~ 3.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-LFLGA 裸露焊盘 |
| 供应商设备封装： | 48-FCLGA-EP（7x7） |
| 包装： | 托盘 |
Complete Single-Conversion
Television Tuner
2-Wire Serial Interface
The MAX3541 use a 2-wire I 2 C-compatible serial inter-
face consisting of a serial-data line (SDA) and a serial-
clock line (SCL). SDA and SCL facilitate bidirectional
communication between the MAX3541 and the master at
clock frequencies up to 400kHz. The master initiates a
data transfer on the bus and generates the SCL signal to
permit data transfer. The MAX3541 behaves as a slave
device that transfers and receives data to and from the
master. Pull SDA and SCL high with external pullup
resistors (1k Ω or greater) for proper bus operation.
One bit is transferred during each SCL clock cycle. A
minimum of nine clock cycles is required to transfer a
byte in or out of the MAX3541 (8 data bits and an
ACK/NACK). The data on SDA must remain stable during
the high period of the SCL clock pulse. Changes in SDA
while SCL is high and stable are considered control sig-
nals (see the START and STOP Conditions section). Both
SDA and SCL remain high when the bus is not busy.
START and STOP Conditions
The master initiates a transmission with a START condi-
tion (S), which is a high-to-low transition on SDA while
SCL is high. The master terminates a transmission with
a STOP condition (P), which is a low-to-high transition
on SDA while SCL is high.
Acknowledge and Not-Acknowledge Conditions
Data transfers are framed with an acknowledge bit
To generate a not-acknowledge condition, the receiver
allows SDA to be pulled high before the rising edge of
the acknowledge-related clock pulse, and leaves SDA
high during the high period of the clock pulse.
Monitoring the acknowledge bits allows for detection of
unsuccessful data transfers. An unsuccessful data
transfer happens if a receiving device is busy or if a
system fault has occurred. In the event of an unsuc-
cessful data transfer, the bus master must reattempt
communication at a later time.
Slave Address
The MAX3541 has a 7-bit slave address that must be
sent to the device following a START condition to initi-
ate communication. The slave address is determined
by the state of the ADDR2 and ADDR1 pins and is
equal to 11000[ADDR2][ADDR1]. The eighth bit (R/ W )
following the 7-bit address determines whether a read
or write operation occurs. Table 15 shows the possible
address configurations.
The MAX3541 continuously awaits a START condition
followed by its slave address. When the device recog-
nizes its slave address, it acknowledges by pulling the
SDA line low for one clock period; it is ready to accept
or send data depending on the R/ W bit (Figure 1).
Table 15. MAX3541 Address Configurations
(ACK) or a not-acknowledge bit (NACK). Both the mas-
ter and the MAX3541 (slave) generate acknowledge
bits. To generate an acknowledge, the receiving device
must pull SDA low before the rising edge of the
acknowledge-related clock pulse (ninth pulse) and
keep it low during the high period of the clock pulse.
ADDR2
0
0
1
1
ADDR1
0
1
0
1
WRITE ADDRESS
0xC0
0xC2
0xC4
0xC6
READ ADDRESS
0xC1
0xC3
0xC5
0xC7
SLAVE ADDRESS
S
1
1
0
0
0
ADDR2
ADDR1
R/W
ACK
P
SDA
SCL
1
2
3
4
5
6
7
8
9
NOTE: TIMING PARAMETERS CONFORM WITH I 2 C BUS SPECIFICATIONS.
Figure 1. MAX3541 Slave Address Byte
14
______________________________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| MAX3542CLM+T | IC TUNER DVB SGL CONV 48FCLGA |
| MAX3541ELM+T | IC TV TUNER SGL CONV 48FCLGA |
| 104MT160KB | RECT BRIDGE 1600V 100A INT-A-PAK |
| MAX2116UTL+T | IC TUNER DIRECT-CONV DBS 40-TQFN |
| 104MT120KB | RECT BRIDGE 1200V 100A INT-A-PAK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX3541ELM/V+T | 制造商:Maxim Integrated Products 功能描述:DVB TUNER - Tape and Reel |
| MAX3541ELM+ | 功能描述:调谐器 Single-Conversion Television Tuner RoHS:否 制造商:NXP Semiconductors 功能: 噪声系数: 工作电源电压: 最小工作温度: 最大工作温度: |
| MAX3541ELM+T | 功能描述:调谐器 Single-Conversion Television Tuner RoHS:否 制造商:NXP Semiconductors 功能: 噪声系数: 工作电源电压: 最小工作温度: 最大工作温度: |
| MAX3541EVKIT# | 功能描述:射频开发工具 MAX3541 Eval Kit RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| MAX3541EVKIT+ | 功能描述:射频开发工具 MAX3541 Eval Kit RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
发布紧急采购，3分钟左右您将得到回复。