- 您现在的位置：买卖IC网 > PDF目录2088 > MAX3625BEUG+T (Maxim Integrated Products)IC CLOCK GENERATOR PREC 24TSSOP PDF资料下载
参数资料
| 型号： | MAX3625BEUG+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 7/10页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GENERATOR PREC 24TSSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 类型： | 时钟发生器，扇出配送，多路复用器 |
| PLL： | 带旁路 |
| 输入： | LVCMOS，晶体 |
| 输出： | LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:3 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 318.75MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm）裸露焊盘 |
| 供应商设备封装： | 24-TSSOP 裸露焊盘 |
| 包装： | 带卷 (TR) |
Detailed Description
The MAX3625B is a low-jitter clock generator designed
to operate at Ethernet and Fibre Channel frequencies. It
consists of an on-chip crystal oscillator, PLL, program-
mable dividers, and LVPECL output buffers. Using a
low-frequency clock (crystal or CMOS input) as a refer-
ence, the internal PLL generates a high-frequency out-
put clock with excellent jitter performance.
Crystal Oscillator
An integrated oscillator provides the low-frequency ref-
erence clock for the PLL. This oscillator requires an
external crystal connected between X_IN and X_OUT.
The crystal frequency is 24.8MHz to 27MHz.
REF_IN Buffer
An LVCMOS-compatible clock source can be connect-
ed to REF_IN to serve as the reference clock.
The LVCMOS REF_IN buffer is internally biased to the
threshold voltage (1.4V typ) to allow AC- or DC-cou-
pling, and is designed to operate up to 320MHz.
PLL
The PLL takes the signal from the crystal oscillator or
reference clock input and synthesizes a low-jitter, high-
frequency clock. The PLL contains a phase-frequency
detector (PFD), a lowpass filter, and a voltage-
controlled oscillator (VCO) with a 620MHz to 648MHz
operating range. The VCO is connected to the PFD
input through a feedback divider. See Table 3 for
divider values. The PFD compares the reference fre-
quency to the divided-down VCO output (fVCO/M) and
generates a control signal that keeps the VCO locked
to the reference clock. The high-frequency VCO output
clock is sent to the output dividers. To minimize noise-
induced jitter, the VCO supply (VCCA) is isolated from
the core logic and output buffer supplies.
Output Dividers
The output dividers are programmable to allow a range of
output frequencies. See Table 2 for the divider input set-
tings. The output dividers are automatically set to divide by
1 when the MAX3625B is in bypass mode (BYPASS = 0).
VCC
VCCA
10.5
Ω
+3.3V
±5%
0.01
μF
10
μF
0.01
μF
Figure 1. Analog Supply Filtering
MAX3625B
Low-Jitter, Precision Clock
Generator with Three Outputs
6
_______________________________________________________________________________________
Pin Description (continued)
PIN
NAME
FUNCTION
10
VCCA
Analog Power Supply for the VCO. Connect to +3.3V. For additional power-supply noise filtering, this
pin can connect to VCC through 10.5
as shown in Figure 1 (requires VCC = 3.3V ±5%).
11
VCC
Core Power Supply. Connect to +3.3V.
12, 13
SELA0,
SELA1
LVCMOS/LVTTL Inputs. Control NA divider setting. See Table 2 for more information. 50k
input
impedance.
14
GND
Supply Ground
15
X_OUT
Crystal Oscillator Output
16
X_IN
Crystal Oscillator Input
17
REF_IN
LVCMOS Reference Clock Input. Self-biased to allow AC- or DC-coupling.
18
IN_SEL
LVCMOS/LVTTL Input. Connect high or leave open to use a crystal. Connect low to use REF_IN. Has
internal 75k
pullup to VCC.
19
QB1
LVPECL, Inverting Clock Output
20
QB1
LVPECL, Noninverting Clock Output
21
QB0
LVPECL, Inverting Clock Output
22
QB0
LVPECL, Noninverting Clock Output
23
VCCO_B
Power Supply for QB0 and QB1 Clock Output. Connect to +3.3V.
—
EP
Exposed Pad. Supply ground; connect to PCB ground for proper electrical and thermal performance.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX3645EEE+T | IC AMP LIMITING 16-QSOP |
| MAX3654ETE+T | IC AMP TRANSIMPEDANCE 16-TQFN |
| MAX3658AETA+T | IC AMP TRANSIMPEDANCE 8-TDFN |
| MAX3660ETE+T | IC TRANSIMPEDANCE AMP 16TQFN-EP |
| MAX3664ESA+T | IC PREAMP 622MBPS ULP 3.3V 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX3625BEVKIT+ | 功能描述:时钟发生器及支持产品 Not Available From Mouser RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MAX3625CUG+ | 功能描述:时钟发生器及支持产品 Not Available From Mouser RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MAX3625CUG+T | 功能描述:时钟发生器及支持产品 Not Available From Mouser RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MAX3625EVKIT+ | 功能描述:时钟发生器及支持产品 Not Available From Mouser RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MAX3627CTJ+ | 功能描述:时钟发生器及支持产品 Low Jitter Precision w/Four Outputs RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。