- 您现在的位置：买卖IC网 > PDF目录2009 > MAX3634ETM+T (Maxim Integrated Products)IC CLOCK PHASE ALIGNER 48-TQFN PDF资料下载
参数资料
| 型号： | MAX3634ETM+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 6/8页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK PHASE ALIGNER 48-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 类型： | 时钟相位定位器 |
| PLL： | 无 |
| 主要目的： | GPON 光纤线路终端（OLT）接收器 |
| 输入： | LVPECL |
| 输出： | LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 155.52MHz |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-TQFN-EP（7x7） |
| 包装： | 带卷 (TR) |
MAX3634
Input Stage
The LVPECL serial data input, SDI±, and burst-mode
reset input, RST±, provide 200mVP-P sensitivity. The
RST± input rise and fall times (20% to 80%) must not
exceed 200ps. LVPECL inputs must be DC-coupled with
external termination for correct operation with burst data
(see Maxim Application Note HFAN 1.0 for termination
configuration).
Lock Detect
After the first 12 or 13 bits of the preamble, plus 4 or 5
bits of synchronizer delay, LOCK asserts to indicate the
beginning of valid data output.
Applications Information
GPON Burst-Mode Timing
Internally, the MAX3634 requires five internal clock
cycles (8x REFCLK) to initialize itself after receiving the
rest (BRST) signal. It then uses the next 8 bits of pream-
ble (10101010) to measure the phase relationship
between the reference clock and upstream data (after
the internal logic has been reset), and 3 to 5 bits later
begins outputting data. The time interval from BRST to
the end of the preamble must be no less than 18 bits
long. If the 8 bits of preamble that it uses to measure
phase have been excessive pulse-width distortion, the
phase measurement is in error.
The active edge of the reset input (BRST) must arrive at
the MAX3634 after the TIA has finished its level recovery,
but no sooner than 18 bits prior to the end of the (repeat-
ing 10 pattern) preamble, in order to provide adequate
time for the MAX3634 to initialize, measure the phase,
and load the output pipelines. This timing is shown in
Figure 3.
622Mbps/1244Mbps Burst-Mode Clock
Phase Aligner for GPON OLT Applications
6
_______________________________________________________________________________________
DATA INPUT
TO MAX3634
RESET
TDSR: BURST-TO-BURST SEPARATION TIME
TLR:
TIA/LA LEVEL RECOVERY TIME
TCR: CPA RESET AND ACQUISITION TIME,
≥ 19 BITS
TDSR
DATA VALID
GUARD TIME
TIA/LA ACQUISITION
CPA RESET
(5 BITS)
CPA ACQUISITION
(12 OR 13 BITS)
OUTPUT DATA
VALID
TLR
TCR
Figure 3. Clock Phase Aligner Operation Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| MAX3676EHJ+T | IC CLOCK RECOVERY 32-TQFP |
| MAX3872ETJ+T | IC DATA RECOVERY W/AMP 32-TQFN |
| MAX3873AETP+T | IC RECOV/RETIME 2.5GBPS 20TQFN |
| MAX3886ETN+T | IC MULTIRATE CDR SER/DES56-TQFN |
| MAX3991UTG+T | IC DATA RECOVERY W/AMP 24-TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX3634EVKIT | 功能描述:计时器和支持产品 Evaluation Kit for the MAX3634 RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
| MAX3635ECB+ | 功能描述:计时器和支持产品 New RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
| MAX3635N+ | 制造商:Maxim Integrated Products 功能描述:MAX3635N+ GPON OLT CLK 64 ETQFP IND - Rail/Tube |
| MAX3636ETM+ | 功能描述:时钟发生器及支持产品 Programmable Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MAX3636ETM+T | 功能描述:时钟发生器及支持产品 Not Available From Mouser RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。