- 您现在的位置：买卖IC网 > PDF目录2009 > MAX3676EHJ+T (Maxim Integrated Products)IC CLOCK RECOVERY 32-TQFP PDF资料下载
参数资料
| 型号： | MAX3676EHJ+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 5/15页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK RECOVERY 32-TQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 类型： | 时钟和数据恢复（CDR），多路复用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH |
| 输入： | PECL |
| 输出： | PECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 622.08MHz |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-TQFP |
| 供应商设备封装： | 32-TQFP（5x5） |
| 包装： | 带卷 (TR) |
MAX3676
622Mbps, 3.3V Clock-Recovery and
Data-Retiming IC with Limiting Amplifier
______________________________________________________________________________________
13
allowable pattern-dependent jitter, peak-to-peak
(seconds); and BW = typical system bandwidth, nor-
mally 0.6 to 1.0 times the data rate (Hertz). If the PDJ is
still larger than desired, continue increasing the value of
CIN. Note that to maintain stability when using the
MAX3676 analog inputs (ADI+, ADI-), it is important to
keep the low-frequency cutoff associated with COLC
below the corner frequency associated with CIN (fC)
(Table 1).
PDJ can also be present due to insufficient high-fre-
quency bandwidth (Figure 10). If the amplifiers are not
fast enough to allow for complete transitions during sin-
gle-bit patterns, or if the amplifier does not allow ade-
quate settling time, high-frequency PDJ can result.
Pulse-Width Distortion
Finally, PWD occurs when the midpoint crossing of a
0–1 transition and a 1–0 transition does not occur at the
same level (Figure 11). DC offsets and nonsymmetrical
rising and falling edge speeds both contribute to PWD.
For a 1–0 bit stream, calculate PWD as follows:
PWD = [(width of wider pulse) -
(width of narrower pulse)]/2
Phase Adjust
The internal clock and data alignment in the MAX3676
is well maintained close to the center of the data eye.
Although not required, this sampling point can be shift-
ed using the PHADJ inputs to optimize BER perfor-
mance. The PHADJ inputs operate with differential
input signals to approximately ±1V. A simple resistor
divider with a bypass capacitor is sufficient to set up
these levels. When the PHADJ inputs are not used, they
should be tied directly to VCC.
Figure 10. Pattern-Dependent Jitter Due to High-Frequency
Rolloff
AMPLITUDE
TIME
MIDPOINT
LONG
CONSECUTIVE
BIT STREAM
0-1-0 BIT STREAM
HF PDJ
Figure 11. Pulse-Width Distortion
AMPLITUDE
TIME
MIDPOINT
WIDTH OF A ONE
WIDTH OF A ZERO
PWD RESULTS WHEN THE WIDTH
OF A ZERO DOES NOT EQUAL
THE WIDTH OF A ONE.
tFALL
≠ tRISE
相关PDF资料 |
PDF描述 |
|---|---|
| MAX3872ETJ+T | IC DATA RECOVERY W/AMP 32-TQFN |
| MAX3873AETP+T | IC RECOV/RETIME 2.5GBPS 20TQFN |
| MAX3886ETN+T | IC MULTIRATE CDR SER/DES56-TQFN |
| MAX3991UTG+T | IC DATA RECOVERY W/AMP 24-TQFN |
| MAX3992UTG+T | IC DATA RECOVERY W/EQ 24-TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX3677CTJ+ | 制造商:Microsemi Corporation 功能描述:+3.3V, LOW-JITTER CLOCK GEN W/MULT OUT - Trays 制造商:Microsemi Corporation 功能描述:Microsemi MAX3677CTJ+ Clocks - Timers 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CLOCK GENERATOR PROGR 32TQFN 制造商:Microsemi Corporation 功能描述:IC CLOCK GENERATOR PROGR 32TQFN |
| MAX3677CTJ+T | 制造商:Microsemi Corporation 功能描述:+3.3V, LOW-JITTER CLOCK GEN W/MULT OUT - Tape and Reel |
| MAX3677EVKIT+ | 制造商:Microsemi Corporation 功能描述:MAX3677 EVALUATION KIT - Boxed Product (Development Kits) 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:KIT EVALUATION MAX MAX3677 |
| MAX3678EVKIT+ | 功能描述:时钟和定时器开发工具 Not Available From Mouser RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| MAX3678UTN+ | 功能描述:时钟发生器及支持产品 Low-Jitter Frequency Synthesizer RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。