- 您现在的位置：买卖IC网 > PDF目录1940 > MAX3880ECB+TD (Maxim Integrated Products)IC 1:16 DESERIALIZER 64-TQFP PDF资料下载
参数资料
| 型号： | MAX3880ECB+TD |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 11/12页 |
| 文件大小： | 0K |
| 描述： | IC 1:16 DESERIALIZER 64-TQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 750 |
| 功能： | 解串器 |
| 数据速率： | 2.5Gbps |
| 输入类型： | 串行 |
| 输出类型： | LVDS |
| 输入数： | 1 |
| 输出数： | 16 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-TQFP 裸露焊盘 |
| 供应商设备封装： | 64-TQFP-EP（10x10） |
| 包装： | 带卷 (TR) |
MAX3880
+3.3V, 2.488Gbps, SDH/SONET
1:16 Deserializer with Clock Recovery
8
_______________________________________________________________________________________
Low-Voltage Differential-Signal (LVDS)
Inputs and Outputs
The MAX3880 features LVDS inputs and outputs for
interfacing with high-speed digital circuitry. The LVDS
standard is based on the IEEE 1596.3 LVDS specifica-
tion. This technology uses 500mVp-p to 800mVp-p dif-
ferential low-voltage swings to achieve fast transition
times, minimize power dissipation, and improve noise
immunity. For proper operation, the parallel clock and
data LVDS outputs (PCLK+, PCLK-, PD_+, PD_-)
require 100
differential DC termination between the
positive and negative outputs. Do not terminate these
outputs to ground. The synchronization LVDS inputs
(SYNC+, SYNC-) are internally terminated with 100
differential input resistance and therefore do not require
external termination.
Design Procedure
Jitter Tolerance and Input
Sensitivity Trade-Offs
When the received data amplitude is higher than
50mVp-p, the MAX3880 provides a typical jitter toler-
ance of 0.46 UI at jitter frequencies greater than
10MHz. The SDH/SONET jitter tolerance specification is
0.15UI, leaving a jitter allowance of 0.31UI for receiver
preamplifier and postamplifier design.
The BER is better than 1 x 10-10 for input signals
greater than 9.5mVp-p. At 25mVp-p, jitter tolerance will
be degraded, but will still be above the SDH/SONET
requirement. Trade-offs can be made between jitter tol-
erance and input sensitivity according to the specific
application. See the Typical Operating Characteristics
for Jitter Tolerance and BER vs. Input Voltage graphs.
Applications Information
Consecutive Identical Digits (CIDs)
The MAX3880 has a low phase and frequency drift in
the absence of data transitions. As a result, long runs of
consecutive zeros and ones can be tolerated while
maintaining a BER of 1 x 10-10. The CID tolerance is
tested using a 213 - 1 pseudorandom bit stream
(PRBS), substituting a long run of zeros to simulate the
worst case. A CID tolerance of greater than 2,000 bits
is typical.
Phase Adjust
The internal clock is aligned to the center of the data
eye. For specific applications, this sampling position
can be shifted using the PHADJ inputs to optimize BER
performance. The PHADJ inputs operate with differen-
tial input voltages up to ±1.5V. A simple resistor-divider
with a bypass capacitor is sufficient to set these levels
(Figure 6). When the PHADJ inputs are not used, they
should be tied directly to VCC.
System Loopback
The MAX3880 is designed to allow system loopback
testing. The user can connect a serializer output
(MAX3890) in a transceiver directly to the SLBI+ and
SLBI- inputs of the MAX3880 for system diagnostics. To
select the SLBI± inputs, apply a TTL logic high to the
SIS pin.
PCLK
PD0–PD15
NOTE: SIGNALS SHOWN ARE DIFFERENTIAL. FOR EXAMPLE, PCLK = (PCLK+) - (PCLK-).
tCLK-Q
Figure 5. Timing Parameters
MAX3880
PHADJ+ (PIN 5)
PHADJ- (PIN 6)
3.3V
Figure 6. Phase-Adjust Resistor-Divider
相关PDF资料 |
PDF描述 |
|---|---|
| MAX3885ECB+TD | IC 1:16 DESERIALIZER 64-TQFP |
| MAX388CWG | IC MULTIPLEXER 8X1 24SOIC |
| MAX3890ECB+TD | IC 16:1 SERIALIZER 64-TQFP-EP |
| MAX3892ETH+T | IC 4:1 SERIALIZER SONET 44-TQFN |
| MAX392ESE | IC SWITCH QUAD SPST 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX3881ECB | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX3881ECB+D | 功能描述:串行器/解串器 - Serdes Integrated Circuits (ICs) RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
| MAX3881ECB+TD | 功能描述:串行器/解串器 - Serdes Integrated Circuits (ICs) RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
| MAX3881ECB-D | 功能描述:串行器/解串器 - Serdes RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
| MAX3881ECB-TD | 功能描述:串行器/解串器 - Serdes RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
发布紧急采购，3分钟左右您将得到回复。