- 您现在的位置：买卖IC网 > PDF目录16281 > MAX5725AEVKIT# (Maxim Integrated Products)EVAL KIT MAX5725 PDF资料下载
参数资料
| 型号： | MAX5725AEVKIT# |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 10/35页 |
| 文件大小： | 0K |
| 描述： | EVAL KIT MAX5725 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
MAX5723/MAX5724/MAX5725
Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered
Output DACs with Internal Reference and SPI Interface
18
Maxim Integrated
External Reference
The external reference input has a typical input impedance
of 100kI and accepts an input voltage from +1.24V to VDD.
Apply an external voltage between REF and GND to use
an external reference. The MAX5723/MAX5724/MAX5725
power up and reset to external reference mode. Visit
list of available external voltage-reference devices.
M/Z Input
The MAX5723/MAX5724/MAX5725 feature a pin-select-
able DAC reset state using the M/Z input. Upon a power-
on reset, all CODE and DAC data registers are reset to
zero scale (M/Z = GND) or midscale (M/Z = VDD). M/Z is
referenced to VDD (not VDDIO). In addition, M/Z must be
valid at the time the device is powered up—connect M/Z
directly to VDD or GND.
Load DAC (LDAC) Input
The MAX5723/MAX5724/MAX5725 feature an active-low
asynchronous LDAC logic input that allows DAC outputs
to update simultaneously. Connect LDAC to VDDIO or
keep LDAC high during normal operation when the
device is controlled only through the serial interface.
Drive LDAC low to update the DAC outputs with data
from the CODE registers. Holding LDAC low causes the
DAC registers to become transparent and CODE data is
passed through to the DAC registers immediately updat-
ing the DAC outputs. A software CONFIG command can
be used to configure the LDAC operation of each DAC
independently.
Clear (CLR) Input
The MAX5723/MAX5724/MAX5725 feature an asynchro-
nous active-low CLR logic input that simultaneously
sets all selected DAC outputs to their programmable
DEFAULT states. Driving CLR low clears the contents of
both the CODE and DAC registers and also ignores any
on-going SPI command which modifies registers associ-
ated with a DAC configured to accept clear operations.
To allow a new SPI command, drive CLR high, satisfying
the tCSC timing requirement. A software CONFIG com-
mand can be used to configure the clear operation of
each DAC independently.
Watchdog Feature
The MAX5723/MAX5724/MAX5725 feature an interface
watchdog timer with programmable timeout duration. This
monitors the I/O interface for activity and integrity. If the
watchdog is enabled, the host processor must write a valid
command to the device within the timeout period to prevent
a timeout. If the watchdog is allowed to timeout, selected
DAC outputs are returned to the programmable DEFAULT
state, protecting the system against control faults.
By default, all watchdog features are disabled; users
wishing to activate any watchdog feature must configure
the device accordingly. Individual DAC channels can
be configured using the CONFIG command to accept
the watchdog alarm and to gate, clear, or hold their out-
puts in response to an alarm. A watchdog refresh event
and watchdog behavior upon timeout is defined by a
programmable safety level using the WDOG_CONFIG
command.
IRQ Output
The MAX5723/MAX5724/MAX5725 feature an active-low
open-drain interrupt output indicating to the host when a
watchdog timeout has occurred.
Interface Power Supply (VDDIO)
The MAX5723/MAX5724/MAX5725 feature a separate
supply input (VDDIO) for the digital interface (1.8V to
5.5V). Connect VDDIO to the I/O supply of the host pro-
cessor.
SPI Serial Interface
The MAX5723/MAX5724/MAX5725 4-wire serial inter-
face is compatible with MICROWIRE, SPI, QSPI, and
DSPs. The interface provides three inputs, SCLK, CSB,
and DIN. The chip-select input (CSB, active-low) frames
the data loaded through the serial data input (DIN).
Following a CSB input high-to-low transition, the data
is shifted in synchronously and latched into the input
register on each falling edge of the serial clock input
(SCLK). Each serial operation word is 24-bits long. The
DAC data is left justified as shown in Table 1. The serial
Table 1. Format DAC Data Bit Positions
PART
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
MAX5723
D7
D6
D5
D4
D3
D2
D1
D0
X
MAX5724
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
MAX5725
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
相关PDF资料 |
PDF描述 |
|---|---|
| UBC1E681MNS1MS | CAP ALUM 680UF 25V 20% SMD |
| UBC1C102MNS1MS | CAP ALUM 1000UF 16V 20% SMD |
| MAX5387MINIQU+ | EVAL KIT MAX5387 |
| UPJ2A471MHD6 | CAP ALUM 470UF 100V 20% RADIAL |
| MAX5393EVMINIQU+ | EVAL KIT MAX5393 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX5725AEVKIT# | 功能描述:数据转换 IC 开发工具 MAX5725 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| MAX5725AWP+T | 功能描述:数模转换器- DAC 8Ch 12Bit Buffered Output DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| MAX5725BAUP+ | 功能描述:数模转换器- DAC MAX5725BAUP+ RoHS:否 制造商:Maxim Integrated 转换器数量: DAC 输出端数量: 转换速率: 分辨率: 接口类型: 稳定时间: 最大工作温度: 安装风格: 封装 / 箱体: 封装:Tube |
| MAX5725BAUP+T | 制造商:Maxim Integrated Products 功能描述:ULTRA-SMALL, OCTAL-CHANNEL, 8-/10-/12-BIT BUFFERED OUTPUT DA - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC DAC 12BIT SPI/SRL 8CH 20TSSOP 制造商:Maxim Integrated Products 功能描述:Digital to Analog Converters - DAC MAX5725BAUP+T |
| MAX5725EVKIT# | 制造商:Maxim Integrated Products 功能描述:EV KIT FOR MAX5725 12B 8 CHANNEL DAC WITH SPI INTERFACE - Boxed Product (Development Kits) |
发布紧急采购，3分钟左右您将得到回复。