- 您现在的位置：买卖IC网 > PDF目录11699 > MAX9209EUM+D (Maxim Integrated Products)IC SERIALIZER PROG 48-TSSOP PDF资料下载
参数资料
| 型号： | MAX9209EUM+D |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 7/18页 |
| 文件大小： | 0K |
| 描述： | IC SERIALIZER PROG 48-TSSOP |
| 其它有关文件： | Automotive Product Guide |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 39 |
| 功能： | 串行器 |
| 数据速率： | 1.785Gbps |
| 输入类型： | LVTTL/LVCMOS |
| 输出类型： | LVDS |
| 输入数： | 21 |
| 输出数： | 3 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-TFSOP（0.240"，6.10mm 宽） |
| 供应商设备封装： | 48-TSSOP |
| 包装： | 管件 |
MAX9209/MAX9213
Programmable DC-Balanced
21-Bit Serializers
______________________________________________________________________________________
15
RO = output resistance (
)
Equation 1 is for two series capacitors (Figure 14). The
bit time (tB) is the period of the parallel clock divided by
9. The DSV is 10. See equation 3 for four series capaci-
tors (Figure 15).
The capacitor for 2% maximum droop at 8MHz parallel
rate clock is:
C = -(2 x tB x DSV) / (ln (1 - D) x (RT + RO))
C = -(2 x 13.9ns x 10) / (ln (1 - .02) x (100
+ 78))
C = 0.0773F
Jitter due to droop is proportional to the droop and
transition time:
tJ = tT x D (Eq 2)
where:
tJ = jitter (s)
tT = transition time (s) (0% to 100%)
D = droop (% of signal amplitude)
Jitter due to 2% droop and assumed 1ns transition time is:
tJ = 1ns x 0.02
tJ = 20ps
The transition time in a real system depends on the fre-
quency response of the cable driven by the serializer.
The capacitor value decreases for a higher frequency
parallel clock and for higher levels of droop and jitter.
Use high-frequency, surface-mount ceramic capacitors.
Equation 1 altered for four series capacitors (Figure 15) is:
C = -(4 x tB x DSV) / (ln (1 - D) x (RT + RO)) (Eq 3)
Integrated Termination
The MAX9209/MAX9213 have an integrated output ter-
mination resistor across each of the four LVDS outputs.
These resistors damp reflections from induced noise and
mismatches between the transmission line impedance
and termination resistor at the deserializer input. In DC-
balanced mode, the differential output resistance is part
of the RC time constant. In non-DC-balanced mode, the
output termination is increased to 410
(typ) to reduce
power. In power-down mode (PWRDWN = low) or when
the power supply is off, the output resistor is switched
out and the LVDS outputs are high impedance.
PWRDWN and Power-Off
Driving PWRDWN low stops the PLL, switches out the
integrated output termination resistors, puts the LVDS
outputs in high impedance, and reduces supply current
to 50A or less. Driving PWRDWN high starts the PLL
lock to the input clock and switches in the output termi-
nation resistors. The LVDS outputs are not driven until
the PLL locks. The differential output resistance pulls
the outputs together and the LVDS outputs are high
impedance to ground. If the power supply is turned off,
the output resistors are switched out and the LVDS out-
puts are high impedance.
PLL Lock Time
The PLL lock time is set by an internal counter. The maxi-
mum time to lock is 32,800 clock periods. Power and
clock should be stable to meet the lock-time specifica-
tion. When the PLL is locking, the LVDS outputs are not
active and have a differential output resistance of RO.
Power-Supply Bypassing
There are separate power domains for LVDS, PLL, and
digital circuits. Bypass each LVDS VCC, PLL VCC, and
VCC pin with high-frequency surface-mount ceramic
0.1F and 0.001F capacitors in parallel as close to the
device as possible, with the smallest value capacitor
closest to the supply pin.
LVDS Outputs
The LVDS outputs are current sources. The voltage
swing is proportional to the load impedance. The out-
puts are rated for a differential load of 100
±1%.
Cables and Connectors
Interconnect for LVDS typically has a differential imped-
ance of 100
. Use cables and connectors that have
matched differential impedance to minimize impedance
discontinuities.
Twisted-pair and shielded twisted-pair cables offer
superior signal quality compared to ribbon cable and
tend to generate less EMI due to magnetic field cancel-
ing effects. Balanced cables pick up noise as common
mode, which is rejected by the LVDS receiver.
Board Layout
Keep the LVTTL/LVCMOS input and LVDS output sig-
nals separated to prevent crosstalk. A four-layer PCB
with separate layers for power, ground, LVDS outputs,
and digital signals is recommended.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX9234EUM+D | IC DESERIALIZER 21BIT 48TSSOP |
| MAX9273GTL+ | IC GMSL SERIALIZER |
| R5F100CCALA#U0 | MCU 16BIT 32KB FLASH 36FLGA |
| R5F101JCAFA#V0 | MCU 16BIT 32KB FLASH 52LQFP |
| R5F100BDANA#U0 | MCU 16BIT 48KB FLASH 32WQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX9209EVKIT+ | 功能描述:界面开发工具 MAX9209/44 Eval Kit RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| MAX9209GUM | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Programmable DC-Balanced 21-Bit Serializers |
| MAX9209GUM+ | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Programmable DC-Balanced 21-Bit Serializers |
| MAX9209GUM+D | 功能描述:串行器/解串器 - Serdes 21-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
| MAX9209GUM+TD | 功能描述:串行器/解串器 - Serdes 21-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
发布紧急采购，3分钟左右您将得到回复。