- 您现在的位置：买卖IC网 > PDF目录11687 > MAX9257AGCM/V+ (Maxim Integrated Products)IC SERDE PROG UART/I2C 48TQFP PDF资料下载
参数资料
| 型号： | MAX9257AGCM/V+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 22/53页 |
| 文件大小： | 0K |
| 描述： | IC SERDE PROG UART/I2C 48TQFP |
| 标准包装： | 250 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
Maxim Integrated Products 29
MAX9257A/MAX9258A
Fully Programmable Serializer/Deserializer
with UART/I2C Control Channel
LVDS Output Preemphasis (SDO±)
The MAX9257A features programmable preemphasis
where extra current is added when the LVDS outputs
transition on the serial link. Preemphasis provides addi-
tional current to the normal drive current. For example,
20% preemphasis provides 20% greater current than
the normal drive current. Current is boosted only on the
transitions and returns to the normal drive current after
switching. Select the preemphasis level to optimize the
eye diagram. Preemphasis boosts the high-frequency
content of the LVDS outputs to enable driving greater
cable lengths. The amount of preemphasis is pro-
grammed in REG12[7:5] (Table 21).
VSYNC, HSYNC, and Pixel Clock Polarity
PCLK: The MAX9257A is programmable to latch data
on either rising or falling edge of PCLK. The polarity of
PCLKOUT at the MAX9258A can be independent of the
MAX9257A PCLK active edge. The polarity of PCLK can
be programmed using REG4[5] of the MAX9257A and
the MAX9258A.
VSYNC: The MAX9257A and the MAX9258A enter con-
trol channel on the falling edge of VSYNC. The default
register settings are VSYNC active falling edge for both
the MAX9257A and the MAX9258A. If the VSYNC active
edge is programmed for rising edge at the MAX9257A,
the MAX9258A VSYNC active edge must also be pro-
grammed for rising edge to reproduce VSYNC rising
edge at the MAX9258A output. However, matching
the polarity of the VSYNC active edge between the
MAX9257A and the MAX9258A is not a requirement for
proper operation.
HSYNC: HSYNC active-edge polarity is programmable
for the MAX9258A.
General-Purpose I/Os (GPIOs)
The MAX9257A has up to 10 GPIOs available. GPIO8 and
GPIO9 are always available while GPIO[0:7] are avail-
able depending on the parallel-word width (Table 22).
If GPIOs are not available, the corresponding GPIO bits
are not used.
A GPIO can be programmed to drive an LVCMOS logic level
or to read a logic input. The register bit that sets the output
level when the GPIO is programmed as an output stores the
input level when the GPIO is programmed as an input.
Open-Drain Outputs (LOCK, ERROR)
LOCK and ERROR are open-drain outputs that require a
pullup resistor to an external supply. ERROR asserts low
when an error occurs and LOCK is high impedance when
the MAX9258A is locked to the MAX9257A and remains
high under the locked condition. When the devices are
in shutdown, the channel is not locked and LOCK goes
high impedance, is pulled high, and should be ignored.
ERROR is high impedance at shutdown and remains
high. In choosing pullup resistors, there is a tradeoff
between power dissipation and speed; 10kI pullup
should be sufficient.
The LOCK and ERROR outputs can be wired in an AND
configuration if you have multiple serializers and deserial-
izers, or a single serializer fanned out to multiple deseri-
alizers through a repeater. For such situations, wire the
multiple LOCK outputs together and use a single pullup
resistor to pull up all the lines high. LOCK is high if all
the devices are locked. Do the same thing for ERROR;
ERROR is low if any MAX9258A reports errors.
Table 21. Preemphasis
Table 22. GPIOs vs. Parallel-Word Width
PARALLEL-WORD WIDTH (N)
GPIOs AVAILABLE
18
GPIO[8:9]
16
GPIO[6:9]
14
GPIO[4:9]
12
GPIO[2:9]
10
GPIO[0:9]
REG12[7:5]
PREEMPHASIS (%)
000,101,110
20
001
40
010
60
011
80
100
111
0
相关PDF资料 |
PDF描述 |
|---|---|
| MAX9209GUM+TD | IC PROG DC-BAL 21BIT SER 48TSSOP |
| MAX9246EUM/V+T | IC DESERIALIZER 21BIT 48TSSOP |
| VE-J3Y-IX-F4 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-B4W-IW-F3 | CONVERTER MOD DC/DC 5.5V 100W |
| MAX9244EUM/V+T | IC DESERIALIZER 21BIT 48TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX9257AGCV | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Fully Programmable Serializer/Deserializer with UART/I2C Control Channel |
| MAX9257AGTL | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Fully Programmable Serializer/Deserializer with UART/I2C Control Channel |
| MAX9257AGTL/V+ | 功能描述:串行器/解串器 - Serdes Prog Serializer / Deserializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
| MAX9257AGTL/V+T | 功能描述:串行器/解串器 - Serdes Prog Serializer / Deserializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
| MAX9257AGTL+ | 功能描述:串行器/解串器 - Serdes Prog Serializer / Deserializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
发布紧急采购，3分钟左右您将得到回复。