- 您现在的位置：买卖IC网 > PDF目录2089 > MAX9320ESA+T (Maxim Integrated Products)IC CLOCK BUFFER 2:2 3GHZ 8-SOIC PDF资料下载
参数资料
| 型号： | MAX9320ESA+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 8/10页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK BUFFER 2:2 3GHZ 8-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 类型： | 扇出缓冲器（分配） |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 输入： | HSTL，LVECL，LVPECL |
| 输出： | LVECL，LVPECL |
| 频率 - 最大： | 3GHz |
| 电源电压： | 2.25 V ~ 3.8 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
MAX9320/MAX9320A
1:2 Differential LVPECL/LVECL/HSTL
Clock and Data Drivers
_______________________________________________________________________________________
7
Detailed Description
The MAX9320/MAX9320A low-skew, 1-to-2 differential
drivers are designed for clock and data distribution. For
interfacing to differential HSTL and LVPECL signals,
these devices operate over a +2.25V to +3.8V supply
range, allowing high-performance clock and data distri-
bution in systems with a nominal +2.5V or +3.3V sup-
ply. For differential LVECL operation, these devices
operate from a -2.25V to -3.8V supply.
Inputs
The maximum magnitude of the differential input from D
to
D is VCC - VEE or 3.0V, whichever is less. This limit
also applies to the difference between any reference
voltage input and a single-ended input.
The differential inputs have bias resistors that drive the
outputs to a differential low when the inputs are open.
The inverting input,
D, is biased with a 60k pullup to
VCC and a 100k pulldown to VEE. The noninverting
input, D, is biased with a 100k pulldown to VEE.
Specifications for the high and low voltages of the dif-
ferential input (VIHD and VILD) and the differential input
voltage (VIHD - VILD) apply simultaneously (VILD cannot
be higher than VIHD).
Outputs
Output levels are referenced to VCC and are consid-
ered LVPECL or LVECL, depending on the level of the
VCC supply. With VCC connected to a positive supply
and VEE connected to GND, the outputs are LVPECL.
The outputs are LVECL when VCC is connected to GND
and VEE is connected to a negative supply.
A single-ended input of ±100mV around a reference
voltage or a differential input of at least ±100mV switch-
es the outputs to the VOH and VOL levels specified in
the DC Electrical Characteristics table.
Applications Information
Supply Bypassing
Bypass VCC to VEE with high-frequency surface-mount
ceramic 0.1F and 0.01F capacitors in parallel as
close to the device as possible, with the 0.01F value
capacitor closest to the device. Use multiple parallel
vias for low inductance.
Traces
Input and output trace characteristics affect the perfor-
mance of the MAX9320/MAX9320A. Connect each
signal of a differential input or output to a 50 charac-
teristic impedance trace. Minimize the number of vias
to prevent impedance discontinuities. Reduce reflec-
tions by maintaining the 50 characteristic impedance
through connectors and across cables. Reduce skew
within a differential pair by matching the electrical
length of the traces.
The exposed-pad (EP) SO package can be soldered to
the PC board for enhanced thermal performance. If the
EP is not soldered to the PC board, the thermal resis-
tance is the same as the regular SO package. The EP
is connected to the chip VEE supply. Be sure that the
pad does not touch signal lines or other supplies.
Contact the Maxim Packaging department for guide-
lines on the use of EP packages.
Output Termination
Terminate outputs through 50 to VCC - 2V or use an
equivalent Thevenin termination. Terminate both out-
puts and use the same termination on each for the low-
est output-to-output skew. When a single-ended signal
is taken from a differential output, terminate both out-
puts. For example, if Q0 is used as a single-ended out-
put, terminate both Q0 and
Q0.
Chip Information
TRANSISTOR COUNT: 182
Figure 1. Differential Transition Time and Propagation Delay
Timing Diagram
0 (DIFFERENTIAL)
80%
20%
80%
20%
0 (DIFFERENTIAL)
VOH -VOL
VIHD -VILD
VIHD
VILD
VOH
VOL
Q_
Q
tPLHD
tPHLD
tR
tF
D
(Q_) - (Q_)
相关PDF资料 |
PDF描述 |
|---|---|
| MAX9321EUA+T | IC CLOCK/DATA DRIVER 1:1 8-UMAX |
| MAX9325EQI+T | IC CLK/DATA BUFF MUX 2:8 28-PLCC |
| MAX934ESE+ | IC COMPARATOR W/REF 16-SOIC |
| MAX9371ESA+T | IC XLATR LEVEL 1CH 8SOIC |
| MAX9374AEKA+T | IC TRANSLATOR DIFF SOT23-8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX9320ESA-TG068 | 制造商:Maxim Integrated Products 功能描述:1:2 DIFFERENTIAL LVPECL/LVECL/HSTL CLOCK AND - Bulk |
| MAX9320EUA | 制造商:Maxim Integrated Products 功能描述:1:2 DIFFERENTIAL LVPECL/LVECL/HSTL CLOCK AND - Rail/Tube |
| MAX9320EUA+ | 功能描述:总线收发器 LVPECL/LVECL/HSTL Clock & Data Driver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| MAX9320EUA+T | 功能描述:总线收发器 LVPECL/LVECL/HSTL Clock & Data Driver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| MAX9320EUA-T | 制造商:Maxim Integrated Products 功能描述:1:2 DIFFERENTIAL LVPECL/LVECL/HSTL CLOCK AND - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。