- 您现在的位置：买卖IC网 > PDF目录10965 > MAX9526ATJ+ (Maxim Integrated Products)IC VID DECODER NTSC/PAL 32-TQFN PDF资料下载
参数资料
| 型号： | MAX9526ATJ+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 4/38页 |
| 文件大小： | 0K |
| 描述： | IC VID DECODER NTSC/PAL 32-TQFN |
| 其它有关文件： | Automotive Product Guide |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 50 |
| 类型： | 视频解码器 |
| 应用： | 车载系统，播放器，电视 |
| 电压 - 电源，模拟： | 1.8V |
| 电压 - 电源，数字： | 1.8V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-WFQFN 裸露焊盘 |
| 供应商设备封装： | 32-TQFN-EP（5x6） |
| 包装： | 管件 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
Sync Processing
The sync processing block extracts the sync information
and automatically detects 525 line or 625 line inputs.
Clock Generator and PLL
The PLL operates in either line-locked clock (LLC)
mode or async mode. Selection of the mode is con-
trolled automatically by the MAX9526 or can optionally
be overwritten with the LLC_MODE bits in PLL Control
register 0x0E.
In LLC mode, a hybrid analog/digital PLL generates a
low-jitter line-locked clock. The 54MHz sample clock is
synchronous to the input video. The LLC clock output is
also synchronous to the input video. The ITU output has
the correct number of samples per line and lines per
field. The PLL is designed to lock to signals with up to
160ns peak jitter. When the jitter exceeds the 160ns
peak, the PLL coasts until the jitter improves. If the jitter
continuously exceeds the 160ns peak, the PLL relocks
and the HLOCK status bit in register 0x00 is set to 0.
In LLC mode, the bandwidth of the PLL can be option-
ally programmed to one of eight values between 180Hz
and 2000Hz using the PLLBW bits in PLL Control regis-
ter 0x0E. The default value for the PLL bandwidth is
500Hz.
In async mode, the sample clock frequency is generat-
ed by multiplying the crystal frequency by a factor of
two and the video signal is sampled asynchronously
with the 2x crystal clock. To eliminate artifacts, the
MAX9526 uses an adaptive poly-phase filter to correct
timing and phase errors introduced by the asynchro-
nous sampling. The LLC output is generated by divid-
ing the 54MHz sampling clock by two.
The ITU output in async mode has the correct number of
lines per frame and the correct number of pixels per line
except on the first line of each field. The timing correc-
tion block uses this line to compensate for timing errors
between the incoming video signal and the crystal. As a
result, the first line of each field is longer or shorter for
several pixels depending on the magnitude of the fre-
quency difference between the incoming video signal
and the local crystal. For example, a 100ppm frequency
difference between the incoming video signal and the
crystal results in approximately 23 extra or fewer pixels
on the first line of each field. Line length errors on line
one are of no consequence for most applications since it
is in the vertical blanking interval and does not contain
active video or any other type of data.
The types of inputs that cause the PLL to automatically
switch to async mode are video inputs with a nonstan-
dard carrier frequency. For standard video, the carrier
frequency is always a precise multiple of the horizontal
frequency. A typical nonstandard input is video cassette
recorders in which the carrier is not a precise multiple of
the horizontal frequency. The nonstandard detect
(NONSTD) status from the decoder is used to automati-
cally switch the PLL to async mode when nonstandard
carrier frequencies are detected. The NONSTD status is
monitored in the Status register 0x00.
Clocking Modes
In addition to automatic configuration, the MAX9526
can also be manually configured to provide maximum
flexibility in setting the clock inputs and outputs of the
chip. Table 1 summarizes the clocking modes that are
supported.
Digital Composite Decoding
Figure 3 shows a block diagram of the digital compos-
ite decoder. This block converts the digitized compos-
ite video signal to digital component video.
Sync Level Correction and Sync Extraction
The sync extraction function extracts the raw sync sig-
nals from the video and the extracted sync information
is sent to the sync processor. The sync level from the
AFE is code 32 (decimal) on a 10-bit scale and the
blanking level is approximately 208 (decimal) codes
above the sync level. The sync slicer default threshold
is set to approximately the middle of the sync pulse at
decimal code 128. The sync slice level can optionally
be manually adjusted using the slice bits in register
0x0F.
The sync level correction block features an optional
digital clamp that can be enabled in register 0x09.
Enabling the digital clamp sets the sync level to code 0
(decimal) and gives higher frequency tracking of the
input signals. When the digital clamp is enabled, the
sync slice level in register 0x0F should be adjusted
accordingly to provide equivalent noise rejection.
Sync Processor and Analog Copy
Protection Detection
The sync processor extracts the horizontal sync and
vertical sync signals. Field pulses and burst gate puls-
es are generated based on VSYNC and HSYNC,
respectively. The sync processing block provides sync
timing to measure the sync level and amplitude for the
black level control and composite AGC. The sync
processor also detects incoming video signal stan-
dards (525 line NTSC and 625 line PAL). Video stan-
dard information is available in Status register 0x01.
The detected video standard is used to automatically
configure the decoder. The MAX9526 detects NTSC-M
(standard NTSC) and PAL B/G/H/I/D (standard PAL)
Low-Power, High-Performance
NTSC/PAL Video Decoder
MAX9526
12
Maxim Integrated
相关PDF资料 |
PDF描述 |
|---|---|
| VI-BWF-IY-F2 | CONVERTER MOD DC/DC 72V 50W |
| VE-B4T-IW-B1 | CONVERTER MOD DC/DC 6.5V 100W |
| VI-BWD-IY-F2 | CONVERTER MOD DC/DC 85V 50W |
| VE-2NH-IY-F3 | CONVERTER MOD DC/DC 52V 50W |
| VE-B4R-IX-B1 | CONVERTER MOD DC/DC 7.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX9526ATJ/V+ | 功能描述:视频 IC Low-Power High-Performance NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel |
| MAX9526ATJ/V+T | 功能描述:视频 IC Low-Power High-Performance NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel |
| MAX9526ATJ+ | 功能描述:视频 IC NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel |
| MAX9526ATJ+T | 功能描述:视频 IC NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel |
| MAX9526EVKIT+ | 功能描述:视频 IC 开发工具 MAX9526 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Evaluation Boards 类型:YPbPr to RGBHV Converters 工具用于评估:LMH1251 工作电源电压:5 V |
发布紧急采购，3分钟左右您将得到回复。