- 您现在的位置：买卖IC网 > PDF目录377893 > MB8504S064AF-100 (Fujitsu Limited) CMOS 4M×64Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×64位 同步动态RAM) PDF资料下载
参数资料
| 型号： | MB8504S064AF-100 |
| 厂商： | Fujitsu Limited |
| 英文描述： | CMOS 4M×64Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×64位 同步动态RAM) |
| 中文描述： | 4米× 64位的CMOS同步动态随机存取存储器（SDRAM）的CMOS（4分× 64位同步动态RAM）的 |
| 文件页数： | 15/20页 |
| 文件大小： | 388K |
| 代理商： | MB8504S064AF-100 |
15
MB8504S064AF-100/-84/-67
ACKNOWLEDGE
Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either
master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will
put the SDA line to Low in order to acknowledge that it received the eight bits of data.
The SPD will respond with an acknowledge when it received the start condition followed by slave address issued
by master.
In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an
acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue
to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The
master must then issue a stop condition to return the SPD to the standby power mode.
In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await
the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.
SLAVE ADDRESS ADDRESSING
Following a start condition, the master must output the eight bits slave address. The most significant four bits
of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.
The next three significant bits are used to select a particular device. A system could have up to eight SPD
devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined
by the state of the SA
0
, SA
1
and SA
2
inputs.
The last bit of the slave address defines the operation to be performed. When R/W bit is “1”, a read operation
is selected, when R/W bit is “0”, a write operation is selected.
Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted
with its slave address (device type and state of SA
0
, SA
1
, and SA
2
inputs). Upon a correct compare the SPD
outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the SPD will execute a read
or write operation.
1
0
1
0
R/W
SA
2
SA
1
SA
0
DEVICE TYPE
IDENTIFIER
DEVICE
ADDRESS
Fig. 2 – SLAVE ADDRESS
相关PDF资料 |
PDF描述 |
|---|---|
| MB8504S064AF-67 | CMOS 4M×64Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×64位 同步动态RAM) |
| MB8504S064AF-84 | CMOS 4M×64Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×64位 同步动态RAM) |
| MB8504S072AC-100 | CMOS 4M×72Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×72位 同步动态RAM) |
| MB8504S072AC-67 | CMOS 4M×72Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×72位 同步动态RAM) |
| MB8504S072AC-84 | CMOS 4M×72Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×72位 同步动态RAM) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB8508S064CE-100 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8 M x 64 BIT SYNCHRONOUS DYNAMIC RAM SO-DIMM |
| MB85101BAN | 制造商:MURATA 制造商全称:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB85101BBN | 制造商:MURATA 制造商全称:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB85101CAN | 制造商:MURATA 制造商全称:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB85101CBN | 制造商:MURATA 制造商全称:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
发布紧急采购，3分钟左右您将得到回复。