- 您现在的位置：买卖IC网 > PDF目录45188 > MB90671PFV 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | MB90671PFV |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | PLASTIC, LQFP-80 |
| 文件页数： | 42/106页 |
| 文件大小： | 1648K |
| 代理商： | MB90671PFV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
MB90670/675 Series
40
(2) N-ch Open-drain Port
Port 5 and port 9 are general-purpose I/O ports having a combined function as resource input/output. Each pin
can be switched between resource and port bitwise.
Only MB90675 series has port 9.
Operation as output port
When a data is written into the PDR register, the data is latched to the output latch of PDR. When the output
latch value is set to “0”, the output transistor is turned on and the pin status is put into an “L” level output, while
writing “1” turns off the transistor and put the pin in a high-impedance status.
If the output pin is pulled-up, setting output latch value to “1” puts the pin in the pull-up status.
Reading the PDR register returns the pin value (same as the output latch value in the PDR).
Note: Execution of a read-modify-write instruction (e.g. bit set instruction) reads out the output latch value
rather than the pin value, leaving output latch that is not manipulated unchanged.
Operation as input port
Setting corresponding bit of the PDR register to “1” turns off the output transistor and the pin is put into a high-
impedance status.
Reading the PDR register returns the pin level (“0” or “1”).
Block diagram of port 5
Internal
data
bus
ADER (analog input enable register)
PDR (port data register)
ADER read
ADER write
ADER latch
PDR write
PDR read
Output latch
Standby control: Stop, timebase timer mode and SPL=1, or hardware standby mode
Standby control (SPL=1)
To analog input
Pin
Output trigger
RMW
(read-modify-write
instruction)
Block diagram of port 9
Internal
data
bus
To resource input
PDR write
PDR read
Output latch
PDR (port data register)
From resource output
Output
trigger
Standby control: Stop, timebase timer mode and SPL=1, or hardware standby mode
Pin
RMW
(read-modify-
write instruc-
tion)
Standby control
(SPL=1)
相关PDF资料 |
PDF描述 |
|---|---|
| MB90671PF | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| MB90P678PF | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90T673PFV | 16-BIT, 16 MHz, MICROCONTROLLER, PQFP80 |
| MB90P673PFV | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| MB90P673PF | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB90672 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
| MB90672PF | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
| MB90672PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
| MB90673 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
| MB90673PF | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
发布紧急采购，3分钟左右您将得到回复。