参数资料
型号: MB90F457PMT
元件分类: 微控制器/微处理器
英文描述: 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP48
封装: 0.50 MM PITCH, PLASTIC, LQFP-48
文件页数: 46/78页
文件大小: 680K
代理商: MB90F457PMT
MB90455 Series
50
12. Address Matching Detection Function Outline
The address matching detection function checks if an address of an instruction to be processed next to a currently-
processed instruction is identical with an address specified in the detection address register. If the addresses
match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction,
and process branches to the interrupt process program. Using INT9 interrupt, this function is available for
correcting program by batch processing.
Address matching detection function outline
An address of an instruction to be processed next to a currently-processed instruction of the program is always
retained in an address latch via internal data bus. By the address matching detection function, the address
value retained in the address latch is always compared with an address specified in detection address setting
register. If the compared address values match with each other, an instruction to be processed next by CPU
is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with
interrupt permission bit. Generation of interrupt, which is caused by address matching between the address
retained in address latch and the address specified in address setting register, is permitted and prohibited on
a register-by-register basis.
Address matching detection function block diagram
Address latch
Retains address value output to internal data bus.
Address detection control register (PACSR)
Specifies if interrupt is permitted or prohibited when addresses match with each other.
Detection address setting (PADR0, PADR1)
Specifies addresses to be compared with values in address latch.
PADR0
24bit
AD1E
AD0E
PACSR
PADR1
24bit
Reserved
Address latch
Detection address setting register 0
Detection address setting register 1
INT9 instruction
(generate INT9 interrupt)
Address detection control register (PACSR)
Reserved: Be sure to set to “0.”
Internal
data
bus
Comparator
相关PDF资料
PDF描述
MB90553BPF 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
M306NAMCT-XXXFP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
MB89P475P-SH-102 8-BIT, 12.5 MHz, MICROCONTROLLER, PDIP48
MC68HC908QY4CDT 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16
MC6805U2L 8-BIT, MROM, MICROCONTROLLER, CDIP40
相关代理商/技术参数
参数描述
MB90F457SPMCR-GE1 制造商:FUJITSU 功能描述:
MB90F457SPMCR-G-JNE1 制造商:FUJITSU 功能描述:
MB90F462APFM-GE1 制造商:FUJITSU 功能描述:IC 16BIT MCU SMD LQFP64
MB90F462AP-G-SHE1 制造商:FUJITSU 功能描述:16-bit Proprietary Microcontroller
MB90F462APMC-G-SPE1 制造商:FUJITSU 功能描述:16-Bit MCU 制造商:FUJITSU 功能描述:16-bit Microcontroller