参数资料
型号: MB91F318RPMC-GXXX-XXXXE1
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 40.8 MHz, RISC MICROCONTROLLER, PQFP176
封装: 24 X 24 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-176
文件页数: 14/71页
文件大小: 575K
代理商: MB91F318RPMC-GXXX-XXXXE1
MB91319R Series
21
Restrictions
Common in MB91319R series
(1) Clock control block
Take the oscillation stabilization wait time during Low level input to the INIT pin.
(2) Bit Search Module
The 0-detection data register (BSD0) , 1-detection data register (BSD1) , and transition-detection data
register (BSDC) are only word-accessible.
(3) I/O port
Ports are accessed only in bytes.
(4) Low-power Consumption Mode
Be sure to use the following sequence to enter standby mode if synchronous standby mode is being used
(the SYNCS bit (bit 8) of the TBCR (timebase counter control register) is set) :
(5) Notes on the PS register
The PS register is processed prior to the execution of some instructions, which may cause the exception
handling described below to trigger breakpoints in interrupt processing routines or to update the displayed
contents of the PS register when the debugger is being used.
In all of these situations, because the microcontroller has been designed to correctly perform reprocessing
after returning from an EIT, the operation before and after the EIT is performed according to the
specifications.
(LD1 #value_of_stanby, R0)
(LD1 #_STCR, R12)
STB R0, @R12
; Write to standby control register (STCR)
LDUB
@R12, R0
; STCR read for synchronous standby
LDUB
@R12, R0
; Dummy re-read of STCR
NOP
; NOP
× 5 for adjusted timing
NOP
The following operations are performed if, in the instruction immediately before a DIVOU or DIVOS
instruction, a user interrupt or an NMI occurs, single-step execution is performed, or break is selected
from the emulator menu.
(1)The D0 and D1 flags are updated in advance.
(2)An EIT handling routine (user interrupt, NMI, or emulator) is executed.
(3)Upon returning from the EIT, the DIVOU/DIVOS instruction is executed and the D0 and D1 flags
are updated to the same values as in (1) .
If the any of the ORCCR, STILM, MOV Ri or PS instructions is executed in order to enable interrupts
when a user interrupt source or NMI source is in the interrupt occurred state, the following operations
are performed.
(1)The PS register is updated in advance.
(2)An EIT handling routine (user interrupt and NMI) is executed.
(3)Upon returning from the EIT, the above instructions are executed and the PS register is updated
to the same value as in (1) .
相关PDF资料
PDF描述
MB91316APMC-G-XXXE1 32-BIT, MROM, 40.8 MHz, RISC MICROCONTROLLER, PQFP176
MB91316PMC-G-XXXE1 32-BIT, MROM, 40.8 MHz, RISC MICROCONTROLLER, PQFP176
MB95166DPMC1 8-BIT, MROM, 16.25 MHz, MICROCONTROLLER, PQFP64
MB95F166DPMC 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP64
MB95F108BSBGL 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PBGA96
相关代理商/技术参数
参数描述
MB91F318S 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers
MB91F318SPMC-G-XXXE1 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers
MB91F318SPMC-GXXX-XXXXE1 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers
MB91F345B 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Microcontroller CMOS FR60 Lite MB91345 Series
MB91F345BPFT-GE1 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Microcontroller CMOS FR60 Lite MB91345 Series