参数资料
| 型号： | MC100E016FNR2 |
| 厂商： | ON Semiconductor |
| 文件页数： | 12/12页 |
| 文件大小： | 0K |
| 描述： | IC COUNTER 8BIT SYNC ECL 28-PLCC |
| 产品变化通告： | Reactivation Notice 26/Apr/2011 Product Obsolescence 08/Apr/2011 |
| 标准包装： | 500 |
| 系列： | 100E |
| 逻辑类型： | 二进制计数器 |
| 方向： | 上 |
| 元件数： | 1 |
| 每个元件的位元数： | 8 |
| 复位： | 异步 |
| 计时： | 同步 |
| 计数速率： | 900MHz |
| 触发器类型： | 正边沿 |
| 电源电压： | 4.2 V ~ 5.7 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.51x11.51） |
| 包装： | 带卷 (TR) |
MC10E016, MC100E016
http://onsemi.com
9
APPLICATIONS INFORMATION (continued)
E016
MSB
CLK
TC
PE
CE
E016
CLK
TC
PE
CE
E016
CLK
TC
PE
CE
EL01
CLOCK
Q0 > Q7
PO > P7
Q0 > Q7
PO > P7
Q0 > Q7
PO > P7
Q0 > Q7
PO > P7
LO
E016
LSB
CLK
TC
PE
CE
Figure 6. 32Bit Cascaded E016 Programmable Divider
OUT
Figure 6 shows a typical block diagram of a 32bit divider
chain. Once again to maximize the frequency of operation
EL01 OR gates were used. For lower frequency applications
a slower OR gate could replace the EL01. Note that for a
16bit divider the OR function feeding the PE (program
enable) input CANNOT be replaced by a wire OR tie as the
TC output of the least significant E016 must also feed the CE
input of the most significant E016. If the two TC outputs
were OR tied the cascaded count operation would not
operate properly. Because in the cascaded form the PE
feedback is external and requires external gating, the
maximum frequency of operation will be significantly less
than the same operation in a single device.
Maximizing E016 Count Frequency
The E016 device produces 9 fast transitioning
singleended outputs, thus VCC noise can become
significant in situations where all of the outputs switch
simultaneously in the same direction. This VCC noise can
negatively impact the maximum frequency of operation of
the device. Since the device does not need to have the Q
outputs terminated to count properly, it is recommended that
if the outputs are not going to be used in the rest of the system
they should be left unterminated. In addition, if only a subset
of the Q outputs are used in the system only those outputs
should be terminated. Not terminating the unused outputs
will not only cut down the VCC noise generated but will also
save in total system power dissipation. Following these
guidelines will allow designers to either be more aggressive
in their designs or provide them with an extra margin to the
published data book specifications.
相关PDF资料 |
PDF描述 |
|---|---|
| MC74VHC1GT08DTT1 | IC GATE AND SGL TTL 2IN 5TSOP |
| MC74VHC1G14DTT1 | IC INVERTER SGL SCHMITT 5TSOP |
| MC74VHC1G14DFT1 | IC INVERTER SGL SCHMITT SOT353 |
| MC74VHC1G08DTT1 | IC GATE AND SGL CMOS 2IN 5TSOP |
| MC74VHC1G08DFT2 | IC GATE AND SGL CMOS 2IN SOT353 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100E016FNR2G | 功能描述:计数器移位寄存器 5V ECL 8-Bit Binary Up Synchronous RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC100E101 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:QUAD 4-INPUT OR/NOR GATE |
| MC100E101FN | 功能描述:逻辑门 5V ECL Quad 4-Input RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量（输入/输出）:2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel |
| MC100E101FNG | 功能描述:逻辑门 5V ECL Quad 4-Input OR/NOR RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量（输入/输出）:2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel |
| MC100E101FNR2 | 功能描述:逻辑门 5V ECL Quad 4-Input RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量（输入/输出）:2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。