参数资料
| 型号： | MC100EP195MNG |
| 厂商： | ON Semiconductor |
| 文件页数： | 6/20页 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-QFN |
| 标准包装： | 74 |
| 系列： | 100EP |
| 标片/步级数： | 1024 |
| 功能： | 可编程 |
| 延迟到第一抽头： | 2.2ns |
| 接头增量： | 10ps |
| 可用的总延迟： | 2.2ns ~ 12.2ns |
| 独立延迟数： | 1 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN（5x5） |
| 包装： | 管件 |
| 其它名称： | MC100EP195MNG-ND MC100EP195MNGOS |
MC10EP195, MC100EP195
http://onsemi.com
14
An expansion of the latch section of the block diagram is
pictured in Figure 7. Use of this diagram will simplify the
explanation of how the cascade circuitry works. When D10
of chip #1 in Figure 6 is LOW this device’s
CASCADE output will also be low while the CASCADE
output will be high. In this condition the SET MIN pin of
chip #2 will be asserted HIGH and thus all of the latches of
chip #2 will be reset and the device will be set at its minimum
delay.
Chip #1, on the other hand, will have both SET MIN and
SET MAX deasserted so that its delay will be controlled
entirely by the address bus A0—A9. If the delay needed is
greater than can be achieved with 1023 gate delays
(1111111111 on the A0—A9 address bus) D10 will be
asserted to signal the need to cascade the delay to the next
EP195 device. When D10 is asserted, the SET MIN pin of
chip #2 will be deasserted and SET MAX pin asserted
resulting in the device delay to be the maximum delay.
Table 13 shows the delay time of two EP195 chips in
cascade.
To expand this cascading scheme to more devices, one
simply needs to connect the D10 pin from the next chip to
the address bus and CASCADE outputs to the next chip in
the same manner as pictured in Figure 6. The only addition
to the logic is the increase of one line to the address bus for
cascade control of the second programmable delay chip.
SET
MIN
SET
MAX
TO SELECT MULTIPLEXERS
BIT 0
D0 Q0
LEN
Set Reset
BIT 1
D1 Q1
LEN
Set Reset
BIT 2
D2 Q2
LEN
Set Reset
BIT 3
D3 Q3
LEN
Set Reset
BIT 4
D4 Q4
LEN
Set Reset
BIT 5
D5 Q5
LEN
Set Reset
BIT 6
D6 Q6
LEN
Set Reset
BIT 7
D7 Q7
LEN
Set Reset
BIT 8
D8 Q8
LEN
Set Reset
BIT 9
D9 Q9
LEN
Set Reset
Figure 7. Expansion of the Latch Section of the EP195 Block Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| AD5170BRM50-RL7 | IC DGTL POT 50K 256POS 10MSOP TR |
| SY10E195JZ | IC DELAY LINE 128TAP 28-PLCC |
| AD5170BRM2.5-RL7 | IC DGTL POT 2.5K 256POS 10-MSOP |
| MS27466T25F35SB | CONN RCPT 128POS WALL MNT W/SCKT |
| AD5170BRM100-RL7 | IC DGTL POT 100K 256POS 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100EP195MNR4G | 功能描述:延迟线/计时元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| MC100EP196 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP196_06 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP196B | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
| MC100EP196BFA | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
发布紧急采购，3分钟左右您将得到回复。