参数资料
| 型号： | MC100EP195MNG |
| 厂商： | ON Semiconductor |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-QFN |
| 标准包装： | 74 |
| 系列： | 100EP |
| 标片/步级数： | 1024 |
| 功能： | 可编程 |
| 延迟到第一抽头： | 2.2ns |
| 接头增量： | 10ps |
| 可用的总延迟： | 2.2ns ~ 12.2ns |
| 独立延迟数： | 1 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN（5x5） |
| 包装： | 管件 |
| 其它名称： | MC100EP195MNG-ND MC100EP195MNGOS |
MC10EP195, MC100EP195
http://onsemi.com
16
MultiChannel Deskewing
The most practical application for EP195 is in multiple
channel delay matching. Slight differences in impedance and
cable length can create large timing skews within a highspeed
system. To deskew multiple signal channels, each channel can
be sent through each EP195 as shown in Figure 8. One signal
channel can be used as reference and the other EP195s can be
used to adjust the delay to eliminate the timing skews. Nearly
any highspeed system can be finetuned (as small as 10 ps)
to reduce the skew to extremely tight tolerances.
EP195
IN
Q
IN
Q
#1
EP195
IN
Q
IN
Q
#2
EP195
IN
Q
IN
Q
#N
Digital
Data
Control
Logic
Figure 8. Multiple Channel Deskewing Diagram
Measure Unknown High Speed Device Delays
EP195s provide a possible solution to measure the
unknown delay of a device with a high degree of precision.
By combining two EP195s and EP31 as shown in Figure 9,
the delay can be measured. The first EP195 can be set to
SETMIN and its output is used to drive the unknown delay
device, which in turn drives the input of a D flipflop of
EP31. The second EP195 is triggered along with the first
EP195 and its output provides a clock signal for EP31.
The programmed delay of the second EP195 is varied to
detect the output edge from the unknown delay device.
If the programmed delay through the second EP195 is too
long, the flipflop output will be at logic high. On the other
hand, if the programmed delay through the second EP195 is
too short, the flipflop output will be at a logic low. If the
programmed delay is correctly finetuned in the second
EP195, the flipflop will bounce between logic high and logic
low. The digital code in the second EP195 can be directly
correlated into an accurate device delay.
EP195
IN
Q
IN
Q
#1
EP195
IN
Q
IN
Q
#2
Unknown Delay
Device
Control
Logic
D
CLK
Q
EP31
CLOCK
Figure 9. Multiple Channel Deskewing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| AD5170BRM50-RL7 | IC DGTL POT 50K 256POS 10MSOP TR |
| SY10E195JZ | IC DELAY LINE 128TAP 28-PLCC |
| AD5170BRM2.5-RL7 | IC DGTL POT 2.5K 256POS 10-MSOP |
| MS27466T25F35SB | CONN RCPT 128POS WALL MNT W/SCKT |
| AD5170BRM100-RL7 | IC DGTL POT 100K 256POS 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100EP195MNR4G | 功能描述:延迟线/计时元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| MC100EP196 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP196_06 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP196B | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
| MC100EP196BFA | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
发布紧急采购，3分钟左右您将得到回复。