- 您现在的位置：买卖IC网 > PDF目录2093 > MC100ES6014EJR2 (IDT, Integrated Device Technology Inc)IC CLOCK BUFFER MUX 2:5 20-TSSOP PDF资料下载
参数资料
| 型号： | MC100ES6014EJR2 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 1/8页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK BUFFER MUX 2:5 20-TSSOP |
| 标准包装： | 2,500 |
| 系列： | 100ES |
| 类型： | 扇出缓冲器（分配），多路复用器 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:5 |
| 差分 - 输入:输出： | 是/是 |
| 输入： | ECL，HSTL，LVDS，PECL |
| 输出： | ECL，PECL |
| 频率 - 最大： | 2GHz |
| 电源电压： | ±2.375 V ~ 3.8 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 带卷 (TR) |
DATA SHEET
2.5 V/3.3 V 1:5 Differential
ECL/PECL/HSTL/LVDS Clock Driver
MC100ES6014
MC100ES6014 REVISION 4 DECEMBER 18, 2012
1
2012 Integrated Device Technology, Inc.
The MC100ES6014 is a low skew 1-to-5 differential driver, designed with clock
distribution in mind, accepting two clock sources into an input multiplexer. The
ECL/PECL input signals can be either differential or single-ended (if the VBB
output is used). HSTL and LVDS inputs can be used when the ES6014 is
operating under PECL conditions.
The ES6014 specifically guarantees low output-to-output skew. Optimal
design, layout, and processing minimize skew within a device and from device to
device.
To ensure that the tight skew specification is realized, both sides of any
differential output need to be terminated identically into 50
even if only one
output is being used. If an output pair is unused, both outputs may be left open
(unterminated) without affecting skew.
The common enable (EN) is synchronous, outputs are enabled/disabled in the
LOW state. This avoids a runt clock pulse when the device is enabled/disabled
as can happen with an asynchronous control. The internal flip flop is clocked on
the falling edge of the input clock; therefore, all associated specification limits are
referenced to the negative edge of the clock input.
The MC100ES6014, as with most other ECL devices, can be operated from a
positive VCC supply in PECL mode. This allows the ES6014 to be used for high
performance clock distribution in +3.3 V or +2.5 V systems. Single ended CLK
input pin operation is limited to a VCC 3.0 V in PECL mode, or VEE –3.0 V in
ECL mode. Designers can take advantage of the ES6014's performance to
distribute low skew clocks across the backplane or the board.
Features
25 ps Within Device Skew
400 ps Typical Propagation Delay
Maximum Frequency > 2 GHz Typical
The 100 Series Contains Temperature Compensation
PECL and HSTL Mode: VCC = 2.375 V to 3.8 V with VEE = 0 V
ECL Mode: VCC = 0 V with VEE = –2.375 V to –3.8 V
LVDS and HSTL Input Compatible
Open Input Default State
20-Lead Pb-Free Package Available
Replacement part: ICS853S014I
MC100ES6014
ORDERING INFORMATION
Device
Package
MC100ES6014EJ
TSSOP-20 (Pb-Free)
MC100ES6014EJR2
TSSOP-20 (Pb-Free)
DT SUFFIX
20-LEAD TSSOP PACKAGE
CASE 948E-03
EJ SUFFIX
20-LEAD TSSOP PACKAGE
Pb-FREE PACKAGE
CASE 948E-03
Product Discontinuance Notice – Last Time Buy Expires on (12/3/2013)
相关PDF资料 |
PDF描述 |
|---|---|
| MC100ES6039EG | IC CLK GENERATION CHIP 20-SOIC |
| MC100ES6056EG | IC CLOCK MUX 2:1 3GHZ 20-SOIC |
| MC100ES60T23EFR2 | IC XLATOR LV PECL DUAL 8-SOIC |
| MC100ES6130EJ | IC CLOCK BUFFER MUX 2:4 16-TSSOP |
| MC100ES6210KLF | IC CLOCK BUFFER 1:5 3GHZ 32VFQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100ES6017DW | 制造商:Integrated Device Technology Inc 功能描述:LINE RCVR 4RX 20SOIC - Rail/Tube |
| MC100ES6017DWR2 | 制造商:Integrated Device Technology Inc 功能描述:LINE RCVR 4RX 20SOIC - Tape and Reel |
| MC100ES6017EG | 功能描述:时钟驱动器及分配 FSL LVPECL Quad Diff Receiver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| MC100ES6017EGR2 | 功能描述:时钟缓冲器 FSL LVPECL Quad Diff Receiver RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| MC100ES6030DW | 制造商:Integrated Device Technology Inc 功能描述:FLIP FLOP D-TYPE POS-EDGE 3-ELEM 20SOIC - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。