- 您现在的位置：买卖IC网 > PDF目录16588 > MC13892AJVLR2 (Freescale Semiconductor)IC PMU I.MX51/37/35/27 186MAPBGA PDF资料下载
参数资料
| 型号： | MC13892AJVLR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 46/158页 |
| 文件大小： | 0K |
| 描述： | IC PMU I.MX51/37/35/27 186MAPBGA |
| 标准包装： | 1,000 |
| 应用： | 电池管理，显示器（LED 驱动器），手持/移动设备，电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 186-LFBGA |
| 供应商设备封装： | 186-PBGA（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
FUNCTIONAL DEVICE OPERATION
I2C INTERFACE
INTERRUPT HANDLING
CONTROL
The MC13892 has interrupt generation capability to inform the system on important events occurring. An interrupt is signaled
to the processor by driving the INT pin high. This is true whether the communication interface is configured for the SPI or I 2 C.
Each interrupt is latched so that even if the interrupt source becomes inactive, the interrupt will remain set until cleared. Each
interrupt can be cleared by writing a 1 to the appropriate bit in the Interrupt Status register. This will also cause the interrupt line
to go low. If a new interrupt occurs while the processor clears an existing interrupt bit, the interrupt line will remain high.
Each interrupt can be masked by setting the corresponding mask bit to a 1. As a result, when a masked interrupt bit goes high,
the interrupt line will not go high. A masked interrupt can still be read from the Interrupt Status register. This gives the processor
the option of polling for status from the IC. The IC powers up with all interrupts masked except the USB low-power boot, so the
processor must initially poll the device to determine if any interrupts are active. Alternatively, the processor can unmask the
interrupt bits of interest. If a masked interrupt bit was already high, the interrupt line will go high after unmasking.
The sense registers contain status and input sense bits so the system processor can poll the current state of interrupt sources.
They are read only, and not latched or clearable.
Interrupts generated by external events are debounced, meaning that the event needs to be stable throughout the debounce
period before an interrupt is generated.
BIT SUMMARY
Table 12 summarizes all interrupt, mask, and sense bits associated with INT control. For more detailed behavioral
descriptions, refer to the related chapters.
Table 12. Interrupt, Mask and Sense Bits
Trigger DebounceTi
Interrupt
Mask
Sense
Purpose
me
Section
ADCDONEI
ADCBISDONEI
TSI
ADCDONEM
ADCBISDONEM
TSM
–
–
–
ADC has finished requested
conversions
ADCBIS has finished requested
conversions
Touch screen wake-up
L2H
L2H
Dual
0
0
30ms
CHGDETS
Charger detection sense is 1 if
32 ms
CHGDETI
CHGDETM
CHGENS
detected
Charger state sense is 1 if active
Dual
100 ms
USBOVI
CHGREVI
CHGSHORTI
USBOVM
CHGREVM
CHGSHORTM
USBOVS
–
–
VBUS over-voltage
Sense is 1 if above threshold
Charger path reverse current
Charger path short circuit
Dual
L2H
L2H
60 μ s
1.0 ms
1.0 ms
Charger fault detection
00 = Cleared, no fault
CHGFAULTI
CHGFAULTM
CHGFAULTS[1:0]
01 = Charge source fault
L2H
10 ms
10 = Battery fault
11 = Battery temperature
CHGCURRI
CCCVI
BPONI
CHGCURRM
CCCVM
BPONM
CHGCURRS
CCCVS
BPONS
Charge current below threshold
Sense is 1 if above threshold
CCCVI transition detection
BP turn on threshold detection.
Sense is 1 if above threshold.
H2L
Dual
L2H
1.0 ms
100 ms
30 ms
Low battery detect
LOBATLI
LOBATLM
LOBATLS
Sense is 1 if below LOBATL
L2H
0
threshold
BVALIDI
BVALIDM
BVALIDS
USB B-session valid
Sense is 1 if above threshold
Dual
L2H: 20-
24 ms
H2L: 8-
12 ms
MC13892
Analog Integrated Circuit Device Data
46
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| MC13892VLR2 | IC PMU I.MX51/37/35/27 186MAPBGA |
| RCA18DTMD | CONN EDGECARD 36POS R/A .125 SLD |
| EVAL-ADG2108EBZ | BOARD EVAL FOR ADG2108 |
| RCA18DTBN | CONN EDGECARD 36POS R/A .125 SLD |
| RCA18DTBH | CONN EDGECARD 36POS R/A .125 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC13892BJVK | 功能描述:PMIC 解决方案 PMUIC W/4 BUCK/12 LDO RG RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892BJVKR2 | 功能描述:PMIC 解决方案 PMUIC W/4 BUCK/12 LDO RG RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892BJVL | 功能描述:PMIC 解决方案 PMUIC W/4 BUCK/12 LDO RG RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892BJVLR2 | 功能描述:PMIC 解决方案 PMUIC W/4 BUCK/12 LDO RG RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892CJVK | 功能描述:PMIC 解决方案 POWER MGMT IC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。