参数资料
型号: MC56F8247MLH
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 16-BIT, FLASH, 60 MHz, MICROCONTROLLER, PQFP64
封装: 10 X 10 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, PLASTIC, MS-026BCD, LQFP-64
文件页数: 41/88页
文件大小: 4050K
代理商: MC56F8247MLH
MC56F825x/MC56F824x Digital Signal Controller, Rev. 3
Security Features
Freescale Semiconductor
46
If the ADC conversion result in SAMPLE1 is less than the value programmed into the low limit register 1,
PWM1_EXTB is driven high.
State of PWM2_EXTB:
If the ADC conversion result in SAMPLE2 is greater than the value programmed into the high limit register 2,
PWM2_EXTB is driven low.
If the ADC conversion result in SAMPLE2 is less than the value programmed into the low limit register 2,
PWM2_EXTB is driven high.
5.8
Joint Test Action Group (JTAG)/Enhanced On-Chip Emulator
(EOnCE)
The 56800E family includes extensive integrated support for application software development and real-time debugging. Two
modules, the Enhanced On-Chip Emulation (EOnCE) module and the core test access port (TAP, commonly called the JTAG
port), work together to provide these capabilities. Both are accessed through a common 4-pin JTAG/EOnCE interface. These
modules allow you to insert the MC56F825x/MC56F824x into a target system while retaining debug control. This capability is
especially important for devices without an external bus, because it eliminates the need for a costly cable to bring out the
footprint of the chip, as is required by a traditional emulator system.
The 56800E’s EOnCE module is a Freescale-designed module for developing and debugging application software used with
the chip. This module allows non-intrusive interaction with the CPU and is accessible through the pins of the JTAG interface
or by software program control of the 56800E core. Among the many features of the EOnCE module is support, in real-time
program execution, for data communication between the controller and the host software development and debug systems.
Other features allow for hardware breakpoints, the monitoring and tracking of program execution, and the ability to examine
and modify the contents of registers, memory, and on-chip peripherals, all in a special debug environment. No user-accessible
resources must be sacrificed to perform debugging operations.
The 56800E’s JTAG port provides an interface for the EOnCE module to the JTAG pins. The Joint Test Action Group (JTAG)
boundary scan is an IEEE 1149.1 standard methodology enabling access to test features using a test access port (TAP). A JTAG
boundary scan consists of a TAP controller and boundary scan registers. Contact your Freescale sales representative or
authorized distributor for device-specific BSDL information.
NOTE
In normal operation, an external pullup on the TMS pin is highly recommend to place the
JTAG state machine in reset state (if this pin is not configured as GPIO).
6
Security Features
The MC56F825x/MC56F824x offers security features intended to prevent unauthorized users from gaining access to and
reading the contents of the flash memory (FM) array. The MC56F825x/MC56F824x’s flash memory security consists of several
hardware interlocks.
After flash memory security is set, the application software can allow an authorized user to access on-chip memory by including
a user-defined software subroutine that reads and transfers the contents of internal memory via peripherals. This application
software can communicate over a serial port, for example, to validate the authenticity of the requested access and then to grant
it until the next device reset. The system designer must use discretion when deciding whether to support this type of “back door”
access technique.
6.1
Operation with Security Enabled
After you have programmed flash with the application code, or as part of programming the flash with the application code, you
can secure the MC56F825x/MC56F824x by programming the values 1 and 0 into bits 1 and 0, respectively, of program memory
location 0x00_7FF7. The CodeWarrior IDE menu flash lock command can also accomplish this task. The nonvolatile security
相关PDF资料
PDF描述
MCF51QF32VLH FLASH, 50 MHz, MICROCONTROLLER, PQFP64
MB95F354EPF 8-BIT, FLASH, MICROCONTROLLER, PDSO24
MB95F354LPFT 8-BIT, FLASH, MICROCONTROLLER, PDSO24
MB95F354LPF 8-BIT, FLASH, MICROCONTROLLER, PDSO24
MB9AF311LPMC1 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
MC56F8247VLH 功能描述:数字信号处理器和控制器 - DSP, DSC DSC 64 LQFP 48K FL RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MC56F8247VLHR 制造商:Freescale Semiconductor 功能描述:MICRO CONTROLLER
MC56F824X 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller Battery chargers and management
MC56F8255 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller Battery chargers and management
MC56F8255MLD 功能描述:数字信号处理器和控制器 - DSP, DSC DSC 44 LQFP 64K FL RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT