参数资料
型号: MC56F8346VFVER2
厂商: Freescale Semiconductor
文件页数: 111/178页
文件大小: 0K
描述: IC HYBRID CTRLR 16BIT 144-LQFP
标准包装: 500
系列: 56F8xxx
核心处理器: 56800E
芯体尺寸: 16-位
速度: 60MHz
连通性: CAN,EBI/EMI,SCI,SPI
外围设备: POR,PWM,温度传感器,WDT
输入/输出数: 62
程序存储器容量: 136KB(68K x 16)
程序存储器类型: 闪存
RAM 容量: 6K x 16
电压 - 电源 (Vcc/Vdd): 2.25 V ~ 3.6 V
数据转换器: A/D 16x12b
振荡器型: 外部
工作温度: -40°C ~ 105°C
封装/外壳: 144-LQFP
包装: 带卷 (TR)
配用: MC56F8367EVME-ND - EVAL BOARD FOR MC56F83X
56F8346 Technical Data, Rev. 15
38
Freescale Semiconductor
Preliminary
TD0
(GPIOE10)
116
Schmitt
Input/
Output
Schmitt
Input/
Output
Input,
pull-up
enabled
TD0 -1 — Timer D, Channels 0 and 1
Port E GPIO — These GPIO pins can be individually programmed
as input or output pins.
At reset, these pins default to Timer functionality.
To deactivate the internal pull-up resistor, clear the appropriate bit
of the GPIOE_PUR register. See Part 6.5.6 for details.
TD1
(GPIOE11)
117
IRQA
54
Schmitt
Input
Input,
pull-up
enabled
External Interrupt Request A and B — The IRQA and IRQB
inputs are asynchronous external interrupt requests during Stop
and Wait mode operation. During other operating modes, they are
synchronized external interrupt requests, which indicate an
external device is requesting service. They can be programmed to
be level-sensitive or negative-edge triggered.
To deactivate the internal pull-up resistor, set the IRQ bit in the
SIM_PUDR register. See Part 6.5.6 for details.
IRQB
55
RESET
86
Schmitt
Input
Input,
pull-up
enabled
Reset — This input is a direct hardware reset on the processor.
When RESET is asserted low, the device is initialized and placed
in the reset state. A Schmitt trigger input is used for noise
immunity. When the RESET pin is deasserted, the initial chip
operating mode is latched from the EXTBOOT pin. The internal
reset signal will be deasserted synchronous with the internal clocks
after a fixed number of internal clocks.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware device reset is required and the
JTAG/EOnCE module must not be reset. In this case, assert
RESET but do not assert TRST.
Note: The internal Power-On Reset will assert on initial power-up.
To deactivate the internal pull-up resistor, set the RESET bit in the
SIM_PUDR register. See Part 6.5.6 for details.
RSTO
85
Output
Reset Output — This output reflects the internal reset state of the
chip.
Table 2-2 Signal and Package Information for the 144 Pin LQFP
Signal Name
Pin No.
Type
State
During
Reset
Signal Description
相关PDF资料
PDF描述
MAX98089ETN+T IC CODEC AUDIO FLEXSOUND 56TQFN
MCIMX353CVM5B IC MPU I.MX35 400MAPBGA
VI-26X-IY-F1 CONVERTER MOD DC/DC 5.2V 50W
SSM2604CPZ-REEL7 IC AUDIO CODEC LP 20-LFCSP
MCIMX357DVM5B PROCESSOR MULTIMEDIA 400PBGA
相关代理商/技术参数
参数描述
MC56F8347 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
MC56F8347MPY60 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-BIT HYBRID CONTROLLERS
MC56F8347MPYE 功能描述:数字信号处理器和控制器 - DSP, DSC 16 BIT HYBRID CONTROLLER RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MC56F8347VPY 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-BIT HYBRID CONTROLLERS
MC56F8347VPY60 制造商:Freescale Semiconductor 功能描述: