参数资料
型号: MC56F8347VPY60
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 数字信号处理
英文描述: 16-BIT, 120 MHz, OTHER DSP, PQFP160
封装: PLASTIC, LQFP-160
文件页数: 93/172页
文件大小: 2620K
代理商: MC56F8347VPY60
Signal Pins
56F8347 Technical Data, Rev.11
Freescale Semiconductor
27
Preliminary
TXD1
(GPIOD6)
49
P4
Output
Input/
Output
In reset,
output is
disabled,
pull-up is
enabled
Transmit Data — SCI1 transmit data output
Port D GPIO — This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is SCI output.
To deactivate the internal pull-up resistor, clear bit 6 in the
GPIOD_PUR register.
RXD1
(GPIOD7)
50
N5
Input
Input/
Output
Input,
pull-up
enabled
Receive Data — SCI1 receive data input
Port D GPIO — This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is SCI input.
To deactivate the internal pull-up resistor, clear bit 7 in the
GPIOD_PUR register.
TCK
137
D8
Schmitt
Input
Input,
pulled low
internally
Test Clock Input — This input pin provides a gated clock to
synchronize the test logic and shift serial data to the
JTAG/EOnCE port. The pin is connected internally to a
pull-down resistor.
TMS
138
A8
Schmitt
Input
Input,
pulled
high
internally
Test Mode Select Input — This input pin is used to
sequence the JTAG TAP controller’s state machine. It is
sampled on the rising edge of TCK and has an on-chip
pull-up resistor.
To deactivate the internal pull-up resistor, set the JTAG bit in
the SIM_PUDR register.
Note:
Always tie the TMS pin to VDD through a 2.2K resistor.
TDI
139
B8
Schmitt
Input
Input,
pulled
high
internally
Test Data Input — This input pin provides a serial input data
stream to the JTAG/EOnCE port. It is sampled on the rising
edge of TCK and has an on-chip pull-up resistor.
To deactivate the internal pull-up resistor, set the JTAG bit in
the SIM_PUDR register.
TDO
140
D7
Output
In reset,
output is
disabled,
pull-up is
enabled
Test Data Output — This tri-stateable output pin provides a
serial output data stream from the JTAG/EOnCE port. It is
driven in the shift-IR and shift-DR controller states, and
changes on the falling edge of TCK.
Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA (Continued)
Signal Name
Pin
No.
Ball
No.
Type
State
During
Reset
Signal Description
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC56F8147VVFE,MC56F8347VVFE
相关PDF资料
PDF描述
MTFDCAE008SAJ-1M1IT FLOPPY DISK DRIVE CONTROLLER, XMA
MPC8541EVTAJFX 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA360
MK1491E-14RLFTR 75 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
MPC8349ECVVAJF 32-BIT, 533 MHz, MICROPROCESSOR, PBGA672
MK1417SLF 27 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO8
相关代理商/技术参数
参数描述
MC56F8347VPYE 功能描述:数字信号处理器和控制器 - DSP, DSC 16 BIT HYBRID CNTRLR RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MC56F8347VVF 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
MC56F8347VVFE 功能描述:IC DGTL SIGNAL CTLR 160-MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:56F8xxx 标准包装:1 系列:87C 核心处理器:MCS 51 芯体尺寸:8-位 速度:16MHz 连通性:SIO 外围设备:- 输入/输出数:32 程序存储器容量:8KB(8K x 8) 程序存储器类型:OTP EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4 V ~ 6 V 数据转换器:- 振荡器型:外部 工作温度:0°C ~ 70°C 封装/外壳:44-DIP 包装:管件 其它名称:864285
MC56F8355 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-Bit Digital Signal Controllers
MC56F8355MFG60 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-bit Hybrid Controllers