参数资料
型号: MC56F8355VFG60
厂商: MOTOROLA INC
元件分类: 数字信号处理
英文描述: 4-BIT, 120 MHz, OTHER DSP, PQFP128
封装: LQFP-128
文件页数: 2/152页
文件大小: 2224K
代理商: MC56F8355VFG60
10
56F8355 Technical Data
Preliminary
1.5 Product Documentation
The documents listed in Table 1-2 are required for a complete description and proper design with
the 56F8355. Documentation is available from local Motorola distributors, Motorola
semiconductor
sales
offices,
Motorola
Literature
Distribution
Centers,
or
online
at
http://www.motorola.com/semiconductors.
Table 1-1 Bus Signal Names
Name
Function
Program Memory Interface
pdb_m[15:0]
Program data bus for instruction word fetches or read operations.
cdbw[15:0]
Primary core data bus used for program memory writes. (Only these 16 bits of the cdbw[31:0] bus
are used for writes to program memory.)
pab[20:0]
Program memory address bus. Data is returned on pdb_m bus.
Primary Data Memory Interface Bus
cdbr_m[31:0]
Primary core data bus for memory reads. Addressed via xab1 bus.
cdbw[31:0]
Primary core data bus for memory writes. Addressed via xab1 bus.
xab1[23:0]
Primary data address bus. Capable of addressing bytes1, words, and long data types. Data is written
on cdbw and returned on cdbr_m. Also used to access memory-mapped I/O.
1.
Byte accesses can only occur in the bottom half of the memory address space. The MSB of the address will be forced to 0.
Secondary Data Memory Interface
xdb2_m[15:0] Secondary data bus used for secondary data address bus xab2 in the dual memory reads.
xab2[23:0]
Secondary data address bus used for the second of two simultaneous accesses. Capable of
addressing only words. Data is returned on xdb2_m.
Peripheral Interface Bus
IPBus [15:0]
Peripheral bus accesses all on-chip peripherals registers. This bus operates at the same clock rate
as the Primary Data Memory and therefore generates no delays when accessing the processor.
Write data is obtained from cdbw. Read data is provided to cdbr_m.
Table 1-2 56F8355 Chip Documentation
Topic
Description
Order Number
DSP56800E
Reference Manual
Detailed description of the 56800E family architecture,
and 16-bit hybrid controller core processor and the
instruction set
DSP56800ERM/D
568300 Peripheral User
Manual
Detailed description of peripherals of the 56F8300
devices
MC56F8300UM/D
56F8300 SCI/CAN
Bootloader User Manual
Detailed description of the SCI/CAN Bootloaders
56F8300 family of devices
MC56F83xxBLUM/D
56F8355
Technical Data Sheet
Electrical and timing specifications, pin descriptions,
and package descriptions (this document)
MC56F8355/D
56F8355
Product Brief
Summary description and block diagram of the
56F8355 core, memory, peripherals and interfaces
MC56F8355PB/D
56F8355 Errata
Details any chip issues that might be present
MC56F8355E/D
相关PDF资料
PDF描述
MC56F8355MFG60 4-BIT, 120 MHz, OTHER DSP, PQFP128
MC6805R2CP 8-BIT, MROM, MICROCONTROLLER, PDIP40
MC68302PV25C LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302PV25C LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68306PV16 32-BIT, 16.67 MHz, MICROPROCESSOR, PQFP144
相关代理商/技术参数
参数描述
MC56F8355VFGE 功能描述:数字信号处理器和控制器 - DSP, DSC 16 BIT HYBRID CNTRLR RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MC56F8356 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:56F8356 16-bit Hybrid Controller
MC56F8356MFV60 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC56F8356MFVE 功能描述:数字信号处理器和控制器 - DSP, DSC 16 BIT HYBRID CONTROLLER RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MC56F8356VFV60 功能描述:数字信号处理器和控制器 - DSP, DSC 60MHz 60MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT