参数资料
型号: MC68331CFC25B1
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 25 MHz, MICROCONTROLLER, PQFP132
封装: 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件页数: 54/90页
文件大小: 481K
代理商: MC68331CFC25B1
MOTOROLA
MC68331
58
MC68331TS/D
5.4.2 QSPI Registers
The programmer's model for the QSPI submodule consists of the QSM global and pin control registers,
four QSPI control registers, one status register, and the 80-byte QSPI RAM.
The CPU can read and write to registers and RAM. The four control registers must be initialized before
the QSPI is enabled to ensure defined operation. SPCR1 should be written last because it contains
QSPI enable bit SPE. Asserting this bit starts the QSPI. The QSPI control registers are reset to a de-
fined state and can then be changed by the CPU. Reset values are shown below each register.
Refer to the following memory map of the QSPI.
Writing a different value into any control register except SPCR2 while the QSPI is enabled disrupts op-
eration. SPCR2 is buffered to prevent disruption of the current serial transfer. After completion of the
current serial transfer, the new SPCR2 values become effective.
Writing the same value into any control register except SPCR2 while the QSPI is enabled has no effect
on QSPI operation. Rewriting NEWQP in SPCR2 causes execution to restart at the designated location.
SPCR0 contains parameters for configuring the QSPI before it is enabled. The CPU can read and write
this register. The QSM has read-only access.
Pin Names
Mnemonics
Mode
Function
Master In Slave Out
MISO
Master
Slave
Serial Data Input to QSPI
Serial Data Output from QSPI
Master Out Slave In
MOSI
Master
Slave
Serial Data Output from QSPI
Serial Data Input to QSPI
Serial Clock
SCK
Master
Slave
Clock Output from QSPI
Clock Input to QSPI
Peripheral Chip Selects
PCS[3:1]
Master
Select Peripherals
Peripheral Chip Select
Slave Select
PCS0
SS
Master
Slave
Selects Peripheral
Causes Mode Fault
Initiates Serial Transfer
Address
Name
Usage
$YFFC18
SPCR0
QSPI Control Register 0
$YFFC1A
SPCR1
QSPI Control Register 1
$YFFC1C
SPCR2
QSPI Control Register 2
$YFFC1E
SPCR3
QSPI Control Register 3
$YFFC1F
SPSR
QSPI Status Register
$YFFD00
RAM
QSPI Receive Data (16 Words)
$YFFD20
RAM
QSPI Transmit Data (16 Words)
$YFFD40
RAM
QSPI Command Control (8 Words)
SPCR0 — QSPI Control Register 0
$YFFC18
15
14
13
10
9
8
7
0
MSTR
WOMQ
BITS
CPOL
CPHA
SPBR
RESET:
0
1
0
1
0
相关PDF资料
PDF描述
MC68332GVPV25 32-BIT, 25 MHz, MICROCONTROLLER, PQFP144
MC68882CFN20A 32-BIT, MATH COPROCESSOR, PQCC68
MC68HC05C8AP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40
MC68HC705B16NMFN 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC52
MC68HC908GZ60VFJ 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
相关代理商/技术参数
参数描述
MC68331CFV16 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:User’s Manual
MC68331CFV20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:User’s Manual
MC68331CPV16 功能描述:IC MCU 32BIT 16MHZ 144-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:M683xx 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C,IrDA,LIN,SPI,UART/USART 外围设备:DMA,PDR,POR,PVD,PWM,温度传感器,WDT 输入/输出数:26 程序存储器容量:64KB(64K x 8) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN,36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND
MC68331CPV16B1 制造商:Rochester Electronics LLC 功能描述:32BIT MCU,GPT,SIM,QSM - Bulk
MC68331CPV20 制造商:Rochester Electronics LLC 功能描述:32BIT MCU,GPT,SIM,QSM - Bulk