- 您现在的位置：买卖IC网 > PDF目录10929 > MC68332AMEH20 (Freescale Semiconductor)IC MCU 32BIT 20MHZ 132-PQFP PDF资料下载
参数资料
| 型号： | MC68332AMEH20 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 72/88页 |
| 文件大小： | 0K |
| 描述： | IC MCU 32BIT 20MHZ 132-PQFP |
| 标准包装： | 36 |
| 系列： | M683xx |
| 核心处理器： | CPU32 |
| 芯体尺寸： | 32-位 |
| 速度： | 20MHz |
| 连通性： | EBI/EMI，SCI，SPI，UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 15 |
| 程序存储器类型： | ROMless |
| RAM 容量： | 2K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 132-BQFP 缓冲式 |
| 包装： | 托盘 |
| 产品目录页面： | 733 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
MOTOROLA
MC68332
74
MC68332TS/D
SCK baud rate:
SCK Baud Rate = System Clock/(2SPBR)
or
SPBR = System Clock/(2SCK)(Baud Rate Desired)
where SPBR equals {2, 3, 4,..., 255}
Giving SPBR a value of zero or one disables the baud rate generator. SCK is disabled and assumes its
inactive state value. No serial transfers occur. At reset, baud rate is initialized to one eighth of the sys-
tem clock frequency.
SPCR1 contains parameters for configuring the QSPI before it is enabled. The CPU can read and write
this register, but the QSM has read access only, except for SPE, which is automatically cleared by the
QSPI after completing all serial transfers, or when a mode fault occurs.
SPE — QSPI Enable
0 = QSPI is disabled. QSPI pins can be used for general-purpose I/O.
1 = QSPI is enabled. Pins allocated by PQSPAR are controlled by the QSPI.
DSCKL — Delay before SCK
When the DSCK bit in command RAM is set, this field determines the length of delay from PCS valid to
SCK transition. PCS can be any of the four peripheral chip-select pins. The following equation deter-
mines the actual delay before SCK:
PCS to SCK Delay = [DSCKL/System Clock]
where DSCKL equals {1, 2, 3,..., 127}.
When the DSCK value of a queue entry equals zero, then DSCKL is not used. Instead, the PCS valid-
to-SCK transition is one-half SCK period.
DTL — Length of Delay after Transfer
When the DT bit in command RAM is set, this field determines the length of delay after serial transfer.
The following equation is used to calculate the delay:
Delay after Transfer = [(32DTL)/System Clock]
where DTL equals {1, 2, 3,..., 255}.
A zero value for DTL causes a delay-after-transfer value of 8192/System Clock.
If DT equals zero, a standard delay is inserted.
Standard Delay after Transfer = [17/System Clock]
Delay after transfer can be used to provide a peripheral deselect interval. A delay can also be inserted
between consecutive transfers to allow serial A/D converters to complete conversion.
SPCR1 — QSPI Control Register 1
$YFFC1A
15
14
8
7
0
SPE
DSCKL
DTL
RESET:
0
1
0
1
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MCIMX31LDVKN5D | IC MPU I/MX31L CONSUMR 457MAPBGA |
| VI-2T3-CV-S | CONVERTER MOD DC/DC 24V 150W |
| MCIMX31LCVKN5D | IC MPU I.MX31L CONSMR 457MAPBGA |
| VI-2TK-CV-S | CONVERTER MOD DC/DC 40V 150W |
| VI-2TJ-CV-S | CONVERTER MOD DC/DC 36V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68332AMFC16 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller |
| MC68332AMFC20 | 制造商:Freescale Semiconductor 功能描述: |
| MC68332AMFV16 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller |
| MC68332AMFV20 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller |
| MC68332AMPV20 | 制造商:Rochester Electronics LLC 功能描述:32BIT MCU,2KRAM,TPU,QSM - Bulk |
发布紧急采购，3分钟左右您将得到回复。