参数资料
型号: MC68EN302PV20BT
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封装: 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件页数: 56/128页
文件大小: 641K
代理商: MC68EN302PV20BT
MC68EN302 DRAM Control Module
3-2
MC68EN302 REFERENCE MANUAL
MOTOROLA
PE1-PE0—Enable Parity.
0 = Parity is generated but not checked
1 = Parity is generated on writes, and parity is checked on reads in the corresponding
bank. If a parity error is detected the bus cycle is terminated with a bus error.
NOTE
If the Parity Pin Enable bit (PPE in MBC CSR) = 0 and parity is
enabled on the DRAM interface (PE1 and/or PE0 = 1 in DCR)
then a parity error will be reported on PED1–PED0.
P1-P0—RAS Precharge bits. These bits control the minimum number of clocks the RAS
signal is precharged between bus cycles. Table 3-3 shows the encoding for these bits.
W1-W0—Wait state bits. These bits control the number of wait states required for DRAM
bank accesses. Table 3-3 shows the wait state bit encodings.
WP1-WP0—Write Protect. This bit enables and disables write protection to a corresponding
DRAM bank.
0 = The corresponding DRAM bank may be written.
1 = Write access to the corresponding DRAM bank returns a bus error.
S/U1-S/U0—Supervisor/User. This bit determines whether the given DRAM bank decodes
to Supervisor Space (FC = 6 & 5) or both Supervisor and User (FC = 6 & 5 & 1 & 2) Space.
0 = Respond to Supervisor accesses only
1 = Respond to Supervisor and User Space.
3.4 DRAM REFRESH REGISTER (DRFRSH)
This register controls the operation of the refresh circuitry and is initialized to zero on
hardware reset.
Table 3-2. Precharge Bit Encodings
P1
P0
PRECHARGE CLOCKS
00
2
01
3
10
4
11
5
Table 3-3. Wait State Bit Encodings
W1
W0
WAIT STATES
00
0
01
1
10
2
11
3
15
14
13
12
11
10
9876543210
00000000
R7
R6
R5
R4
R3
R2
R1
R0
相关PDF资料
PDF描述
M37542M4-XXXGP 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP32
MC68HC05C9EFB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
M38227MCA-XXXFP 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP80
MB89P475PFV-201 8-BIT, 12.5 MHz, MICROCONTROLLER, PQFP48
MC68HC908QY1VP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP16
相关代理商/技术参数
参数描述
MC68EN302PV25 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet
MC68EN302PV25BT 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68EN360AI25L 功能描述:微处理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EN360AI25VL 功能描述:微处理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EN360AI33L 功能描述:微处理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324