- 您现在的位置：买卖IC网 > PDF目录80428 > MC68HC05K3CP (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16 PDF资料下载
参数资料
| 型号： | MC68HC05K3CP |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16 |
| 封装： | PLASTIC, DIP-16 |
| 文件页数： | 80/132页 |
| 文件大小： | 2612K |
| 代理商： | MC68HC05K3CP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页当前第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页
Resets
Internal Resets
MC68HC05K3 — Rev. 5
Technical Data
Resets
“brown-out” condition). After the oscillator becomes active, a mask
option selects an oscillator stabilization delay of 16 or 4064 cycles of the
internal processor bus clock (PH2).
The POR generates the RST signal that resets the CPU. If any other
reset function is active at the end of this stabilization delay, the RST
signal remains in the reset condition until the other reset condition(s)
end(s).
5.4.2 Computer Operating Properly Reset (COPR)
A COP watchdog timer can be enabled by a mask option. The internal
COP reset (COPR) is generated automatically by a timeout of the COP
watchdog timer. This timeout occurs if the counter in the COP watchdog
timer is not reset (cleared) within a specific time by a user program reset
sequence. Refer to 8.4 COP Watchdog Timer for more information on
this timeout feature.
The COPR generates the RST signal that resets the CPU and other
peripherals. If any other reset function is active at the end of the COPR
reset signal, the RST signal remains in the reset condition until the other
reset condition(s) end(s).
The COP watchdog reset activates the internal pulldown device
connected to the RESET pin for one cycle of the internal processor bus
clock, PH2.
5.4.3 Illegal Address Reset (ILADR)
The internal ILADR reset is generated when an instruction opcode fetch
occurs from an address in the I/O address area ($0000–$001F). The
ILADR generates the RST signal that resets the CPU and other
peripherals. If any other reset function is active at the end of the ILADR
reset signal, the RST signal remains in the reset condition until the other
reset condition(s) end(s). The ILADR reset activates the internal
pulldown device connected to the RESET pin for one cycle of the
internal processor bus clock, PH2.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
ARCHIVED
BY
FREESCALE
SEMICONDUCT
OR,
INC.
2006
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC11ED0CFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC908GR4AMP | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP32 |
| MC68HC908GR4AVP | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP32 |
| MC68HC908GZ8CFJ | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32 |
| MC908GR4CFAR2 | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05K3CSD | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05K3DW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05K3P | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05L10 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcomputer Unit |
| MC68HC05L16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。