- 您现在的位置：买卖IC网 > PDF目录69027 > MC68HC05RC18FN (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | MC68HC05RC18FN |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 91/126页 |
| 文件大小： | 1180K |
| 代理商： | MC68HC05RC18FN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页当前第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
Core Timer
MC68HC05RC18 — Rev. 2.1
General Release Specification
Freescale Semiconductor
Core Timer
65
NON-DISCLOSURE
AGREEMENT
REQUIRED
8.3 Core Timer Control and Status Register
The CTCSR contains the timer interrupt flag, the timer interrupt enable
bits, and the real-time interrupt rate select bits. Figure 8-2 shows the
value of each bit in the CTCSR when coming out of reset.
CTOF — Core Timer Overflow
CTOF is a read-only status bit set when the 8-bit ripple counter rolls
over from $FF to $00. Clearing the CTOF is done by writing a one to
TOFC. Writing to this bit has no effect. Reset clears CTOF.
RTIF — Real-Time Interrupt Flag
The real-time interrupt circuit consists of a 3-stage divider and a one-
of-four selector. The clock frequency that drives the RTI circuit is E/212
(or E
÷ 4096) with three additional divider stages giving a maximum
interrupt period of 16 milliseconds at a bus rate of 2.024 MHz. RTIF is
a clearable, read-only status bit and is set when the output of the
chosen (one-of-four selection) stage goes active. Clearing the RTIF is
done by writing a one to RTFC. Writing has no effect on this bit. Reset
clears RTIF.
TOFE — Timer Overflow Enable
When this bit is set, a CPU interrupt request is generated when the
CTOF bit is set. Reset clears this bit.
RTIE — Real-Time Interrupt Enable
When this bit is set, a CPU interrupt request is generated when the
RTIF bit is set. Reset clears this bit.
Address:
$0008
Bit 7
654321
Bit 0
Read:
CTOF
RTIF
TOFE
RTIE
00
RT1
RT0
Write:
TOFC
RTFC
Reset:
00000011
= Unimplemented
Figure 8-2. Core Timer Control and Status Register (CTCSR)
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05SR3FB | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05SR3CFB | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05T7B | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05V12CFNR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC08AS20FNR2 | 8-BIT, MROM, MICROCONTROLLER, PQCC52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05RC8 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC8DW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC8FN | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC8P | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05SC24 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Secure 8-bit microcomputer with EEPROM |
发布紧急采购，3分钟左右您将得到回复。