参数资料
型号: MC68HC11D3CFB
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44
封装: QFP-44
文件页数: 101/131页
文件大小: 1640K
代理商: MC68HC11D3CFB
MC68HC11D3
SERIAL COMMUNICATIONS INTERFACE
MOTOROLA
TECHNICAL DATA
7-5
7.5 SCI Error Detection
Three error conditions, SCDR overrun, received bit noise, and framing can occur dur-
ing generation of SCI system interrupts. Three bits (OR, NF, and FE) in the serial com-
munications status register (SCSR) indicate if one of these error conditions exists. The
overrun error (OR) bit is set when the next byte is ready to be transferred from the re-
ceive shift register to the SCDR and the SCDR is already full (RDRF bit is set). When
an overrun error occurs, the data that caused the overrun is lost and the data that was
already in SCDR is not disturbed. The OR is cleared when the SCSR is read (with OR
set), followed by a read of the SCDR.
The noise flag (NF) bit is set if there is noise on any of the received bits, including the
start and stop bits. The NF bit is not set until the RDRF flag is set. The NF bit is cleared
when the SCSR is read (with FE equal to one) followed by a read of the SCDR.
When no stop bit is detected in the received data character, the framing error (FE) bit
is set. FE is set at the same time as the RDRF. If the byte received causes both fram-
ing and overrun errors, the processor only recognizes the overrun error. The framing
error flag inhibits further transfer of data into the SCDR until it is cleared. The FE bit is
cleared when the SCSR is read (with FE equal to one) followed by a read of the SCDR.
7.6 SCI Registers
There are five addressable registers in the SCI.
7.6.1 Serial Communications Data Register (SCDR)
SCDR is a parallel register that performs two functions. It is the receive data register
when it is read, and the transmit data register when it is written. Reads access the re-
ceive data buffer and writes access the transmit data buffer. Receive and transmit are
double buffered.
*U = Unaffected
7.6.2 Serial Communications Control Register 1 (SCCR1)
The SCCR1 register provides the control bits that determine word length and select
the method used for the wake-up feature.
R8 — Receive Data Bit 8
If M bit is set, R8 stores the ninth bit in the receive data character.
SCDR — SCI Data Register
$002F
Bit 7
654321
Bit 0
R7/T7
R6/T6
R5/T5
R4/T4
R3/T3
R2/T2
R1/T1
R0/T0
RESET:
U*
UUUUUUU
SCCR1 — SCI Control Register 1
$002C
Bit 7
654321
Bit 0
R8
T8
0
M
WAKE
0
RESET:
U
000000
相关PDF资料
PDF描述
MC68L11D0CFBE2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44
MC68HC711D3CFN1 8-BIT, OTPROM, MICROCONTROLLER, PQCC44
MC68L11D0CFB2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44
MC68L11D0FN2 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC11D0CFN3R2 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC44
相关代理商/技术参数
参数描述
MC68HC11D3CFB1 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3CFB3 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3CFB4 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3CFN 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3CFN1 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers