参数资料
型号: MC68HC705C9ACFS
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, UVPROM, 2.1 MHz, MICROCONTROLLER
文件页数: 9/177页
文件大小: 1941K
代理商: MC68HC705C9ACFS
Serial Peripheral Interface (SPI)
Advance Information
MC68HC705C9A — Rev. 4.0
106
Serial Peripheral Interface (SPI)
MOTOROLA
10.4.3 Serial Clock (SCK)
The master clock is used to synchronize data movement both in and out
of the device through its MOSI and MISO lines. The master and slave
devices are capable of exchanging a byte of information during a
sequence of eight clock cycles. Since SCK is generated by the master
device, this line becomes an input on a slave device.
As shown in Figure 10-1, four possible timing relationships may be
chosen by using control bits CPOL and CPHA in the serial peripheral
control register (SPCR). Both master and slave devices must operate
with the same timing. The master device always places data on the
MOSI line a half cycle before the clock edge (SCK), in order for the slave
device to latch the data.
Two bits (SPR0 and SPR1) in the SPCR of the master device select the
clock rate. In a slave device, SPR0 and SPR1 have no effect on the
operation of the SPI.
10.4.4 Slave Select (SS)
The slave select (SS) input line is used to select a slave device. It has to
be low prior to data transactions and must stay low for the duration of the
transaction.The SS line on the master must be tied high. In master
mode, if the SS pin is pulled low during a transmission, a mode fault error
flag (MODF) is set in the SPSR. In master mode the SS pin can be
selected to be a general-purpose output (when configured as an
MC68HC05C9A) by writing a 1 in bit 5 of the port D data direction
register, thus disabling the mode fault circuit.
When CPHA = 0, the shift clock is the OR of SS with SCK. In this clock
phase mode, SS must go high between successive characters in an SPI
message. When CPHA = 1, SS may be left low for several SPI
characters. In cases where there is only one SPI slave MCU, its SS line
could be tied to VSS as long as CPHA = 1 clock modes are used.
相关PDF资料
PDF描述
MPC750ARX200TH 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255
M48T37V-70MH6TR 0 TIMER(S), REAL TIME CLOCK, PDSO44
M30620MCA-XXXGP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
M34513E4FP 4-BIT, OTPROM, 4.2 MHz, MICROCONTROLLER, PQFP32
MC68HC05J5ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
相关代理商/技术参数
参数描述
MC68HC705C9ACP 功能描述:IC MCU 2.1MHZ 16K OTP 40-DIP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C,IrDA,LIN,SPI,UART/USART 外围设备:DMA,PDR,POR,PVD,PWM,温度传感器,WDT 输入/输出数:26 程序存储器容量:64KB(64K x 8) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN,36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND
MC68HC705C9ACPE 制造商:Freescale Semiconductor 功能描述:
MC68HC705C9AFNE 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68HC705C9AVFNE 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68HC705E6CDW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: