- 您现在的位置：买卖IC网 > PDF目录4005 > MC68MH360CVR25L (Freescale Semiconductor)IC MPU QUICC 25MHZ 357-PBGA PDF资料下载
参数资料
| 型号： | MC68MH360CVR25L |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 120/158页 |
| 文件大小： | 0K |
| 描述： | IC MPU QUICC 25MHZ 357-PBGA |
| 标准包装： | 44 |
| 系列： | M683xx |
| 处理器类型： | M683xx 32-位 |
| 速度： | 25MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 357-BBGA |
| 供应商设备封装： | 357-PBGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页当前第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
QMC Supplement
Following a request that is not masked out by the INTMASK or the SCCM (SCC mask)
register, an interrupt is generated to the host. The host reads the SCCE to determine the
cause of interrupt. A dedicated SCCE bit (GINT) indicates that at least one new entry was
added to the queue. After clearing GINT, the host starts processing the queue. The host then
clears this entry’s valid bit (V). The host follows this procedure until it reaches an entry with
V = 0, indicating an invalid entry.
NOTE
It is important that the user clear all interrupt ags in a queue
entry even though its valid bit may be cleared since old ags are
not necessarily overwritten with each new event.
4.1 Global Error Events
A global error affects the operation of the SCC. A global error can occur for two reasons—
serial data rates being too high for the CPM to handle, and CPM bus latency being too long
for correct FIFO operation.
There are two global errors— global transmitting underrun (GUN) and global receiver
overrun (GOV). GUN indicates that transmission has failed due to lack of data; and GOV
indicates that the receiver has failed because the RISC processor did not write previous data
to the receive buffer. In both cases, it is unknown which channel(s) are affected.
Nonglobal, individual channel errors are handled differently. See Section 4.3, “Interrupt
Table Entry,” for underrun and overrun in a specic channel.
The incoming data to the CPM is governed by transfers between the SCC and the SI. Every
transfer in either direction causes a request to the CPM state machine. If requests are
received too quickly, the CPM crashes due to an overload of serial data. This causes a global
error depending on whether it happened in the transmit side or the receive side. This error
affects all QMC channels.
The other error condition is bus latency. A receiving channel submits data to the FIFO for
transfer to external memory as long as the channel operates normally. If the bus latency for
the SDMA channels is too long and the receive FIFO is lled and overwritten, a receiver
overow occurs. The overwriting channels cannot be traced, affecting entire QMC
operation.
A similar situation can occur during transmission when the SDMA cannot ll the FIFO
from external memory because of bus latency. Again, it cannot be determined which
channel is underrun, and the whole QMC operation is affected.
Global errors are unlikely to occur in normal system operation, if correct serial speed is
used. The only area of concern is data movement between the FIFO and external memory.
To avoid problems, the user must understand the bus arbitration mechanism of the QUICC
and meet the latency requirements; see Chapter 8, “Performance,” for more information.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| HMC40DTEI | CONN EDGECARD 80POS .100 EYELET |
| FMC50DRAS-S734 | CONN EDGECARD 100PS .100 R/A SLD |
| EMC40DTEF | CONN EDGECARD 80POS .100 EYELET |
| AMM22DREI | CONN EDGECARD 44POS .156 EYELET |
| EMC49DTES | CONN EDGECARD 98POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68MH360CZP25L | 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| MC68MH360CZQ25L | 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68MH360EM25L | 功能描述:IC MPU QUICC ETHER 25MHZ 240FQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| MC68MH360EM33K | 制造商:Motorola Inc 功能描述: |
| MC68MH360EM33L | 功能描述:IC MPU QUICC ETHER 33MHZ 240FQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。