- 您现在的位置：买卖IC网 > PDF目录80482 > MC7457RX1200LC (FREESCALE SEMICONDUCTOR INC) 32-BIT, 1200 MHz, RISC PROCESSOR, CBGA483 PDF资料下载
参数资料
| 型号： | MC7457RX1200LC |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1200 MHz, RISC PROCESSOR, CBGA483 |
| 封装： | 29 X 29 MM, 3.22 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-483 |
| 文件页数： | 45/72页 |
| 文件大小： | 1598K |
| 代理商： | MC7457RX1200LC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 7
Freescale Semiconductor
5
Features
— Space must be available in the CQ for an instruction to dispatch (this includes instructions that
are assigned a space in the CQ but not in an issue queue)
Rename buffers
— 16 GPR rename buffers
— 16 FPR rename buffers
— 16 VR rename buffers
Dispatch unit
— Decode/dispatch stage fully decodes each instruction
Completion unit
— The completion unit retires an instruction from the 16-entry completion queue (CQ) when all
instructions ahead of it have been completed, the instruction has finished execution, and no
exceptions are pending.
— Guarantees sequential programming model (precise exception model)
— Monitors all dispatched instructions and retires them in order
— Tracks unresolved branches and flushes instructions after a mispredicted branch
— Retires as many as three instructions per clock cycle
Separate on-chip L1 instruction and data caches (Harvard architecture)
— 32-Kbyte, eight-way set associative instruction and data caches
— Pseudo least recently used (PLRU) replacement algorithm
— 32-byte (eight-word) L1 cache block
— Physically indexed/physical tags
— Cache write-back or write-through operation programmable on a per-page or per-block basis
— Instruction cache can provide four instructions per clock cycle; data cache can provide four
words per clock cycle
— Caches can be disabled in software.
— Caches can be locked in software.
— MESI data cache coherency maintained in hardware
— Separate copy of data cache tags for efficient snooping
— L1 cache supports parity generation and checking
— No snooping of instruction cache except for icbi instruction
— Data cache supports AltiVec LRU and transient instructions
— Critical double- and/or quad-word forwarding is performed as needed. Critical quad-word
forwarding is used for AltiVec loads and instruction fetches. Other accesses use critical
double-word forwarding.
Level 2 (L2) cache interface
— On-chip, 512-Kbyte, eight-way set associative unified instruction and data cache
— Fully pipelined to provide 32 bytes per clock cycle to the L1 caches
— A total nine-cycle load latency for an L1 data cache miss that hits in L2
相关PDF资料 |
PDF描述 |
|---|---|
| MC3S12HZ32J3CAA | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| MC9S12HZ64J3MAA | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80 |
| MB95F354EWQN-G-SNERE1 | MICROCONTROLLER, PQCC32 |
| MPC8560CPXAQFC | 32-BIT, 1000 MHz, RISC PROCESSOR, PBGA783 |
| M908-02I075.0000LF | 75 MHz, OTHER CLOCK GENERATOR, CQCC36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC7457RX1200PB | 制造商:Freescale Semiconductor 功能描述:A7, 1.35V +50MV/-30MV - Trays |
| MC7457RX1267LB | 制造商:Freescale Semiconductor 功能描述:MPC74XX RISC 32-BIT 0.13UM 1.267GHZ 1.5V/1.8V/2.5V 483-PIN F - Trays |
| MC7457RX1267LC | 功能描述:微处理器 - MPU APOLO7 RV1.2 1.3V 105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC7457RX1333PB | 制造商:Freescale Semiconductor 功能描述:A7, 1.35V +50MV/-30MV - Trays |
| MC7457RX733NC | 功能描述:IC MPU RISC 32BIT 483FCCBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC74xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。