- 您现在的位置：买卖IC网 > PDF目录4033 > MC8641DVU1333JE (Freescale Semiconductor)IC MPU DUAL CORE E600 1023FCCBGA PDF资料下载
参数资料
| 型号： | MC8641DVU1333JE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 117/130页 |
| 文件大小： | 0K |
| 描述： | IC MPU DUAL CORE E600 1023FCCBGA |
| 标准包装： | 1 |
| 系列： | MPC86xx |
| 处理器类型： | 32-位 MPC86xx PowerPC |
| 速度： | 1.333GHz |
| 电压： | 1.05V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 1023-BCBGA，FCCBGA |
| 供应商设备封装： | 1023-FCCBGA（33x33） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页当前第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
87
Serial RapidIO
link shall be active in both the transmit and receive directions, and opposite ends of the links shall use
asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane
implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The
amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10-12.
The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts
differential. The left and right edges of the template shall be aligned with the mean zero crossing points of
the measured data eye. The load for this test shall be 100
Ω resistive +/– 5% differential to 2.5 GHz.
15.9.2
Jitter Test Measurements
For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (Baud
Frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter
Test Pattern (CJPAT) pattern defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-Serial link shall
be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous
clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations
shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured
with AC coupling and at 0 Volts differential. Jitter measurement for the transmitter (or for calibration of a
jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that
described in Annex 48B of IEEE 802.3ae.
15.9.3
Transmit Jitter
Transmit jitter is measured at the driver output when terminated into a load of 100
Ω resistive +/– 5%
differential to 2.5 GHz.
15.9.4
Jitter Tolerance
Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first
producing the sum of deterministic and random jitter defined in Section 8.6 and then adjusting the signal
amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template
shown in Figure 8-4 and Table 8-11. Note that for this to occur, the test signal must have vertical waveform
symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero
crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using
a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The
required sinusoidal jitter specified in Section 8.6 is then added to the signal and the test load is replaced
by the receiver being tested.
相关PDF资料 |
PDF描述 |
|---|---|
| MC8641DHX1333JE | IC DUAL CORE PROCESSOR 1023-CBGA |
| IDT70V9169L7PF | IC SRAM 144KBIT 7NS 100TQFP |
| XC4028XL-1HQ160C | IC FPGA C-TEMP 3.3V 1SPD 160HQFP |
| XC4028XL-1BG352I | IC FPGA I-TEMP 3.3V 1SPD 352MBGA |
| IDT709359L7PF | IC SRAM 144KBIT 7NS 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC8641DVU1333K | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MC8641DVU1333N | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MC8641DVU1500G | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MC8641DVU1500H | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MC8641DVU1500J | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。