- 您现在的位置：买卖IC网 > PDF目录29129 > MC88916DW80 (FREESCALE SEMICONDUCTOR INC) PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 PDF资料下载
参数资料
| 型号： | MC88916DW80 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
| 封装： | PLASTIC, SOIC-20 |
| 文件页数： | 5/9页 |
| 文件大小： | 260K |
| 代理商： | MC88916DW80 |
MC88916
TIMING SOLUTIONS
BR1333 — REV 5
5
MOTOROLA
AC CHARACTERISTICS (TA = –40°C to +85°C; VCC = 5.0V ± 5%)
Symbol
Parameter
Mimimum
Maximum
Unit
Condition
tRISE/FALL1
All Outputs
Rise/Fall Time, All Outputs into a 50
Load
0.3
1.6
ns
tRISE – 0.8V to 2.0V
tFALL – 2.0V to 0.8V
tRISE/FALL1
2X_Q Output
Rise/Fall Time into a 20pF Load, With
Termination Specified in AppNote 3
0.5
1.6
ns
tRISE – 0.8V to 2.0V
tFALL – 2.0V to 0.8V
tpulse width(a)1
(Q0, Q1, Q2, Q3)
Output Pulse Width
Q0, Q1, Q2, Q3 at VCC/2
0.5tcycle – 0.5
0.5tcycle + 0.5
ns
50
Load Terminated to
VCC/2 (See App Note 3)
tpulse width(b)1
(2X_Q Output)
Output Pulse Width
40–49MHz
2X_Q at VCC/2
50–65MHz
66–80MHz
0.5tcycle – 1.55
0.5tcycle – 1.05
0.5tcycle – 0.5
0.5tcycle + 1.55
0.5tcycle + 1.05
0.5tcycle + 0.5
ns
50
Load Terminated to
VCC/2 (See App Note 3)
tPD1,4
SYNC – Q/2
SYNC Input to Q/2 Output Delay
(Measured at SYNC and Q/2 Pins)
–0.75
–0.15
ns
With 1M
From RC1
to An VCC
(See Application Note 2)
+1.25 7
+3.25 7
ns
With 1M
From RC1
to An GND
(See Application Note 2)
tSKEWr1,2
(Rising)
Output–to–Output Skew
Between Outputs Q0–Q2, Q/2
(Rising Edge Only)
—
500
ps
Into a 50
Load
Terminated to VCC/2
(See Timing Diagram in
Figure 6)
tSKEWf1,2
(Falling)
Output–to–Output Skew
Between Outputs Q0–Q2
(Falling Edge Only)
—
1.0
ns
Into a 50
Load
Terminated to VCC/2
(See Timing Diagram in
Figure 6)
tSKEWall1,2
Output–to–Output Skew
2X_Q, Q/2, Q0–Q2 Rising
Q3 Falling
—
1.0
ns
Into a 50
Load
Terminated to VCC/2
(See Timing Diagram in
Figure 6)
tLOCK3
Phase–Lock Acquisition Time,
All Outputs to SYNC Input
1
10
ms
tPHL MR – Q
Propagation Delay,
MR to Any Output (High–Low)
1.5
13.5
ns
Into a 50
Load
Terminated to VCC/2
(See Timing Diagram in
Figure 6)
tREC, MR to
SYNC6
Reset Recovery Time rising MR edge
to falling SYNC edge
9
—
ns
tW, MR LOW6
Minimum Pulse Width, MR input Low
5
—
ns
tW, RST_IN LOW
Minimum Pulse Width, RST_IN Low
10
—
ns
When in Phase–Lock
tPZL
Output Enable Time
RST_IN Low to RST_OUT Low
1.5
16.5
ns
See Application
Note 5
tPLZ
Output Enable Time
RST_IN High to RST_OUT High Z
1016 ‘Q’ Cycles
(508 Q/2 Cycles)
1024 ‘Q’ Cycles
(512 Q/2 Cycles)
ns
See Application
Note 5
1. These specifications are not tested, they are guaranteed by statistical characterization. See Application Note 1 for a discussion of this
methodology.
2. Under equally loaded conditions and at a fixed temperature and voltage.
3. With VCC fully powered–on: tCLOCK Max is with C1 = 0.1F; tLOCK Min is with C1 = 0.01F.
4. See Application Note 4 for the distribution in time of each output referenced to SYNC.
5. Limits do not meet requirements of the 68040 microprocessor. Refer to the 88920 for a low frequency 68040 clock driver.
6. Specification is valid only when the PLL_EN pin is low.
7. This is a typical specification only, worst case guarantees are not provided.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MDFLDM-TTL-450J | ACTIVE DELAY LINE, TRUE OUTPUT, DSO8 |
| MDFLDM-TTL-35G | ACTIVE DELAY LINE, TRUE OUTPUT, DSO8 |
| MDFLDM-TTL-100G | ACTIVE DELAY LINE, TRUE OUTPUT, DSO8 |
| MDFLDM-TTL-350T | ACTIVE DELAY LINE, TRUE OUTPUT, DSO8 |
| MDFLDM-TTL-175T | ACTIVE DELAY LINE, TRUE OUTPUT, DSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC88916DWR2 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88916EG70 | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| MC88916EG70R2 | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| MC88916EG80 | 功能描述:时钟驱动器及分配 FSL 5V CMOS PLL Clk Driver w/ Reset RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| MC88916EG80R2 | 功能描述:时钟驱动器及分配 FSL 5V CMOS PLL Clk Driver w/ Reset RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。