- 您现在的位置：买卖IC网 > PDF目录45281 > MC908QL4MDWR2 (FREESCALE SEMICONDUCTOR INC) 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 PDF资料下载
参数资料
| 型号： | MC908QL4MDWR2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| 封装： | 1.27 MM PITCH, MS-013AA, SOIC-16 |
| 文件页数： | 72/226页 |
| 文件大小： | 2911K |
| 代理商： | MC908QL4MDWR2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页
Initialization/Application Information
MC68HC908QL4 Data Sheet, Rev. 7
Freescale Semiconductor
163
14.9.14 High-Speed LIN Operation
High-speed LIN operation does not necessarily require any reconfiguration of the SLIC module,
depending upon what maximum LIN bit rate is desired. Several factors affect the performance of the SLIC
module at LIN speeds higher than 20 kbps, all of which are functions of the speed of the SLIC clock and
the prescaler of the digital filter. The tightest constraint comes from the need to maintain ±1.5% accuracy
with the master node timing. This requires that the SLIC module be able to sample the incoming data
stream accurately enough to guarantee that accuracy. Table 14-5 shows the maximum LIN bit rates
allowable to maintain this accuracy.
The above numbers assume a perfect input waveforms into the SLCRX pin, where 1 and 0 bits are of
equal length and are exactly the correct length for the appropriate speed. Factors such as physical layer
wave shaping and ground shift can affect the symmetry of these waveforms, causing bits to appear
shortened or lengthened as seen by the SLIC module. The user must take these factors into account and
base the maximum speed upon the shortest possible bit time that the SLIC module may observe, factoring
in all physical layer effects. On some LIN physical layer devices it is possible to turn off wave shaping
circuitry for high-speed operation, removing this portion of the physical layer error.
The digital receive filter can also affect high speed operation if it is set too low and begins to filter out valid
message traffic. Under ideal conditions, this will not happen, as the digital filter maximum speeds
allowable are higher than the speeds allowed for ±1.5% accuracy. If the digital receive filter prescaler is
set to divide- by-4; however, the filter delay is very close to the ±1.5% accuracy maximum bit time.
For example, with a SLIC clock of 4 MHz, the SLIC module is capable of maintaining ±1.5% accuracy up
to 60,000 bps. If the digital receive filter prescaler is set to divide-by-4, this means that the filter will only
pass message traffic which is 62,500 bps or slower under ideal circumstances. This is only a difference
of 2,500 bps (4.17% of the nominal valid message traffic speed). In this case, the user must ensure that
with all errors accounted for, no bit will appear shorter than 16
μs
(1 bit at 62,500 bps) or the filter will block that bit. This is far too narrow a margin for safe design practices.
The better solution would be to reduce the filter prescaler, increasing the gap between the filter cut-off
point and the nominal speed of valid message traffic. Changing the prescaler to divide by 2 in this example
gives a filter cut-off of 125,000 bps, which is 60,000 bps faster than the nominal speed of the LIN bus and
much less likely to interfere with valid message traffic.
To ensure that all valid messages pass the filter stage in high-speed operation, it is best to ensure that
the filter cut-off point is at least 2 times the nominal speed of the fastest message traffic to appear on the
bus. Refer to Table 14-6 for a more complete list of the digital receive filter delays as they relate to the
maximum LIN bus frequency. Table 14-7 repeats much of the data found in Table 14-6; however, the filter
Table 14-5. Maximum LIN Bit Rates for High-Speed Operation
SLIC Clock (MHz)
Maximum LIN Bit Rate
for ±1% SLIC Accuracy
(Bits / Second)
Maximum LIN Bit Rate
for ±1.5% SLIC Accuracy
(Bits / Second)
8
80,000
120,000
6.4
64,000
96,000
4.8
48,000
72,000
4
40,000
60,000
3.2
32,000
48,000
2.4
24,000
36,000
2
20,000
30,000
相关PDF资料 |
PDF描述 |
|---|---|
| MC908QL4MDW | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MC908QL4MDT | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MC908QT1MDWE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO8 |
| MC908QY2CDWE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MC908QT2VFQE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC908QL4V | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Microcontrollers |
| MC908QL4VDTE | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:M68HC08 Microcontrollers |
| MC908QL4VDWE | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:M68HC08 Microcontrollers |
| MC908QT1 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC908QT1A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。