参数资料
型号: MC9328MX21SVK
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 266 MHz, MICROPROCESSOR, PBGA289
封装: 14 X 14 MM, 1.41 MM HEIGHT, 0.65 MM PITCH, LEAD FREE, MAPBGA-289
文件页数: 44/88页
文件大小: 975K
代理商: MC9328MX21SVK
Specifications
MC9328MX21S Technical Data, Rev. 1.3
Freescale Semiconductor
49
3.16
1-Wire Interface Timing
3.16.1
Reset Sequence with Reset Pulse Presence Pulse
To begin any communications with the DS2502, it is required that an initialization procedure be issued. A
reset pulse must be generated and then a presence pulse must be detected. The minimum reset pulse length
is 480 us. The bus master (one-wire) will generate this pulse, then after the DS2502 detects a rising edge
on the one-wire bus, it will wait 15-60 us before it will transmit back a presence pulse. The presence pulse
will exist for 60-240 us.
The timing diagram for this sequence is shown in Figure 38.
Figure 38. 1-Wire Initialization
The reset pulse begins the initialization sequence and it is initiated when the RPP control register bit is set.
When the presence pulse is detected, this bit will be cleared. The presence pulse is used by the bus master
to determine if at least one DS2502 is connected. Software will determine if more than one DS2502 exists.
The one-wire will sample for the DS2502 presence pulse. The presence pulse is latched in the one-wire
28
(Tx) CK high to STXD high impedance
9.02
16.46
7.29
14.97
ns
29
SRXD setup time before (Rx) CK low
1.49
1.49
ns
30
SRXD hole time after (Rx) CK low
0
0
ns
Synchronous Internal Clock Operation (SSI3 Ports)
31
SRXD setup before (Tx) CK falling
21.99
21.99
ns
32
SRXD hold after (Tx) CK falling
0–0–
ns
Synchronous External Clock Operation (SSI3 Ports)
33
SRXD setup before (Tx) CK falling
3.80
3.80
ns
34
SRXD hold after (Tx) CK falling
0–0–
ns
1. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
Table 32. SSI to SSI3 Ports Timing Parameters (Continued)
Ref
No.
Parameter
1.8 V
± 0.1 V
3.0 V
± 0.3 V
Unit
Minimum
Maximum
Minimum
Maximum
one-wire
DS2502
waits
15-60us
DS2502 Tx
“presence pulse”
60-240us
68us
BUS
Reset and Presence Pulses
One-Wire samples (set PST)
512us
AutoClear RPP
Control Bit
Set RPP
511 us
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
i.MX21
Product
Family
相关PDF资料
PDF描述
MK3724GLFTR 73.728 MHz, OTHER CLOCK GENERATOR, PDSO16
MB95F136TSPFV 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PDSO28
MB95F353EPFT-G-SNE2 MICROCONTROLLER, PDSO24
MB95F353LWQN-G-SNERE1 MICROCONTROLLER, PQCC32
MPC8555CPXAQDX 32-BIT, 1000 MHz, RISC PROCESSOR, PBGA783
相关代理商/技术参数
参数描述
MC9328MX21SVKR2 功能描述:处理器 - 专门应用 DB I.MX21S RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MC9328MX21SVM 功能描述:处理器 - 专门应用 DB I.MX21 17X17 PB-FR RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MC9328MX21SVMR2 功能描述:处理器 - 专门应用 DB I.MX21 17X17 PB-FR RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MC9328MX21VG 制造商:Rochester Electronics LLC 功能描述:APPLICATIONS PROCESSOR - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC9328MX21VH 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:i.MX family of microprocessors