- 您现在的位置：买卖IC网 > PDF目录132984 > MCF51QE96CLK (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 50.33 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | MCF51QE96CLK |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 50.33 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 14 X 14 MM, ROHS COMPLIANT, LQFP-80 |
| 文件页数： | 1/38页 |
| 文件大小： | 978K |
| 代理商： | MCF51QE96CLK |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
Freescale Semiconductor
Data Sheet: Technical Data
Document Number: MCF51QE128
Rev. 7, 10/2008
Freescale Semiconductor, Inc., 2008. All rights reserved.
Freescale reserves the right to change the detail specifications as may be required to permit
improvements in the design of its products.
MCF51QE128
32-Bit Version 1 ColdFire Central Processor Unit (CPU)
– Up to 50.33-MHz ColdFire V1 CPU above 2.4V,
40-MHz CPU above 2.1V, and 20-MHz CPU above
1.8V, across temperature range
– Provides 0.94 Dhrystone 2.1 MIPS per MHz
performance when running from internal RAM
(0.76 DMIPS/MHz from flash)
– Implements Instruction Set Revision C (ISA_C)
– Support for up to 30 peripheral interrupt requests and
seven software interrupts
On-Chip Memory
– Flash read/program/erase over full operating voltage
and temperature
– Random-access memory (RAM)
– Security circuitry to prevent unauthorized access to
RAM and flash contents
Power-Saving Modes
– Two low power stop modes; reduced power wait mode
– Peripheral clock enable register can disable clocks to
unused modules, reducing currents; allows clocks to
remain enabled to specific peripherals in stop3 mode
– Very low power external oscillator can be used in stop3
mode to provide accurate clock to active peripherals
– Very low power real time counter for use in run, wait,
and stop modes with internal and external clock sources
–6
μs typical wake up time from stop modes
Clock Source Options
– Oscillator (XOSC) — Loop-control Pierce oscillator;
Crystal or ceramic resonator range of 31.25 kHz to
38.4 kHz or 1 MHz to 16 MHz
– Internal Clock Source (ICS) — FLL controlled by
internal or external reference; precision trimming of
internal reference allows 0.2% resolution and 2%
deviation; supports CPU freq. from 2 to 50.33 MHz
System Protection
– Watchdog computer operating properly (COP) reset
with option to run from dedicated 1-kHz internal clock
source or bus clock
– Low-voltage detection with reset or interrupt; selectable
trip points
– Illegal opcode and illegal address detection with
programmable reset or exception response
– Flash block protection
Development Support
– Single-wire background debug interface
– 4 PC plus 2 address (optional data) breakpoint registers
with programmable 1- or 2-level trigger response
– 64-entry processor status and debug data trace buffer
with programmable start/stop conditions
ADC — 24-channel, 12-bit resolution; 2.5
μs conversion
time; automatic compare function; 1.7 mV/
°C temperature
sensor; internal bandgap reference channel; operation in
stop3; fully functional from 3.6V to 1.8V
ACMPx — Two analog comparators with selectable
interrupt on rising, falling, or either edge of comparator
output; compare option to fixed internal bandgap reference
voltage; outputs can be optionally routed to TPM module;
operation in stop3
SCIx — Two SCIs with full duplex non-return to zero
(NRZ); LIN master extended break generation; LIN slave
extended break detection; wake up on active edge
SPIx— Two serial peripheral interfaces with Full-duplex or
single-wire bidirectional; Double-buffered transmit and
receive; MSB-first or LSB-first shifting
IICx — Two IICs with; Up to 100 kbps with maximum bus
loading; Multi-master operation; Programmable slave
address; Interrupt driven byte-by-byte data transfer;
supports broadcast mode and 10 bit addressing
TPMx — One 6-channel and two 3-channel; Selectable
input capture, output compare, or buffered edge- or
center-aligned PWMs on each channel
RTC — 8-bit modulus counter with binary or decimal
based prescaler; External clock source for precise time
base, time-of-day, calendar or task scheduling functions;
Free running on-chip low power oscillator (1 kHz) for
cyclic wake-up without external components
Input/Output
– 70 GPIOs and 1 input-only and 1 output-only pin
– 16 KBI interrupts with selectable polarity
– Hysteresis and configurable pull-up device on all input
pins; Configurable slew rate and drive strength on all
output pins.
– SET/CLR registers on 16 pins (PTC and PTE)
– 16 bits of Rapid GPIO connected to the CPU’s
high-speed local bus with set, clear, and toggle
functionality
80-LQFP
Case 917A
14 mm2
64-LQFP
Case 840F
10 mm2
MCF51QE128 Series
Covers:
MCF51QE128,
MCF51QE96,
MCF51QE64,
MCF51QE32
An Energy Efficient Solution by Freescale
相关PDF资料 |
PDF描述 |
|---|---|
| MC3S12HN64J3MAA | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| MC3S12HN64J3VAL | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP112 |
| MK2732-06GILFTR | 54 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MK2732-06GILF | 54 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MK2732-06GLF | 54 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCF51QH128 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
| MCF51QH128VHS | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
| MCF51QH128VHX | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
| MCF51QH32VFM | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
| MCF51QH32VHS | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
发布紧急采购，3分钟左右您将得到回复。