- 您现在的位置：买卖IC网 > PDF目录201871 > MCP25050-E/SL SPECIALTY MICROPROCESSOR CIRCUIT, PDSO14 PDF资料下载
参数资料
| 型号： | MCP25050-E/SL |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO14 |
| 封装： | 0.150 INCH, PLASTIC, SOIC-14 |
| 文件页数： | 63/64页 |
| 文件大小： | 1232K |
| 代理商： | MCP25050-E/SL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页
MCP2502X/5X
DS21664C-page 8
2003 Microchip Technology Inc.
The base TQ is defined as twice the oscillator period.
Adding the BRP into the equation yields:
By definition, the nominal bit time is programmable
from a minimum of 8 TQ to 25 TQ. Also, the minimum
nominal bit time is 1 s, which corresponds to 1 Mb/s.
2.4.2
TIME SEGMENTS
Time segments make up the nominal bit time. The
nominal bit time can be thought of as being divided into
separate non-overlapping time segments. These
segments are shown in Figure 2-3.
Synchronization Segment (SyncSeg)
Propagation Segment (PropSeg)
Phase Buffer Segment 1 (PS1)
Phase Buffer Segment 2 (PS2)
Rules for Programming the Segments
There are a few rules to follow when programming the
time segments:
PropSeg + PS1
≥ PS2
PS2 > Sync Jump Width
PS2
≥ Information Processing Time
2.4.2.1
Synchronization Segment
This part of the bit time is used to synchronize the
various CAN nodes on the bus. The edge of the input
signal is expected to occur during the SyncSeg. The
duration is fixed at 1 TQ.
2.4.2.2
Propagation Segment
This part of the bit time is used to compensate for
physical delay times within the network. These delay
times consist of the signal propagation time on the bus
line and the internal delay time of the nodes. The delay
is calculated as being the round-trip time from
transmitter to receiver (twice the signal's propagation
time on the bus line), the input comparator delay and
the output driver delay. The length of the Propagation
Segment can be programmed from 1 TQ to 8 TQ by
setting the PRSEG2:PRSEG0 bits of the CNF2
register.
2.4.2.3
Phase Buffer Segments
The Phase Buffer Segments are used to optimally
locate the sampling point of the received bit within the
nominal bit time. The sampling point occurs between
PS1 and PS2. These segments can be automatically
lengthened or shortened by the resynchronization
process. Thus, the variation of the values of the phase
buffer segments represent the DPLL functionality.
Phase Segment 1 (PS1): The end of PS1 determines
the sampling point within a bit time. PS1 is programma-
ble from 1 TQ - 8 TQ in duration.
Phase Segment 2 (PS2): PS2 provides delay before
the next transmitted data transition and is also pro-
grammable from 1 TQ - 8 TQ in duration. However, due
to IPT requirements, the actual minimum length of
phase segment 2 is 2 TQ. It may also be defined to be
equal to the greater of PS1 or the information process-
ing time (IPT).
2.4.3
SAMPLE POINT
The sample point is the point of time at which the bus
level is read and the value of the received bit is
determined. The sampling point occurs at the end of
PS1. If desired, it is possible to specify multiple
sampling of the bus line at the sample point. The value
of the received bit is determined to be the value of the
majority decision of three values. The three samples
are taken at the sample point, and twice before, with a
time of TQ/2 between each sample.
2.4.4
INFORMATION PROCESSING TIME
The Information Processing Time (IPT) is the time
segment (starting at the sample point) that is reserved
for calculation of the subsequent bit level. The CAN
specification defines this time to be less than or equal
to 2 TQ. The MCP2502X/5X defines this time to be
2TQ. Thus, PS2 must be at least 2 TQ long.
2.4.5
SYNCHRONIZATION JUMP WIDTH
To compensate for phase shifts and oscillator
tolerances between the nodes in the system, each
CAN controller must be able to synchronize to the
relevant signal edge of the incoming signal. When a
recessive-to-dominant edge in the transmitted data is
detected, the logic will compare the location of the edge
to the expected time (SyncSeg). The circuit will then
adjust the values of PS1 and PS2, as necessary, using
the programmed Synchronization Jump Width (SJW).
This adjustment is made for resynchronization during a
message and not hard synchronization, which occurs
only at the message Start-of-Frame (SOF).
TQ
2*TOSC* BRP 1
+
()
=
where BRP = binary value represented by
CNF1.BRP<5:0>
Nominal Bit Time
TQ* Sync_Seg PropSeg
Phase_Seg1 Phase_Seg2
+
++
(
)
=
相关PDF资料 |
PDF描述 |
|---|---|
| MCP25050-I/P | SPECIALTY MICROPROCESSOR CIRCUIT, PDIP14 |
| MCP25050T-I/SL | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO14 |
| MSP430F412IPMR | 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP64 |
| MB90F548GLSPF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| M3727GM6-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP25050-I | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:CAN I/O Expander Family |
| MCP25050I/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:CAN I/O Expander Family |
| MCP25050-I/P | 功能描述:网络控制器与处理器 IC Mixed signal Expandr RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| MCP25050-I/P | 制造商:Microchip Technology Inc 功能描述:Communication IC |
| MCP25050I/SL | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:CAN I/O Expander Family |
发布紧急采购，3分钟左右您将得到回复。