- 您现在的位置：买卖IC网 > PDF目录10734 > MCP3204T-CI/SL (Microchip Technology)IC ADC 12BIT 2.7V 4CH SPI 14SOIC PDF资料下载
参数资料
| 型号： | MCP3204T-CI/SL |
| 厂商： | Microchip Technology |
| 文件页数： | 9/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 2.7V 4CH SPI 14SOIC |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 100k |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOIC |
| 包装： | 标准包装 |
| 输入数目和类型： | 4 个单端，单极；2 个伪差分，单极 |
| 产品目录页面： | 672 (CN2011-ZH PDF) |
| 其它名称： | MCP3204T-CI/SLDKR |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
2008 Microchip Technology Inc.
DS21298E-page 17
MCP3204/3208
4.0
DEVICE OPERATION
The MCP3204/3208 A/D converters employ a
conventional SAR architecture. With this architecture,
a sample is acquired on an internal sample/hold
capacitor for 1.5 clock cycles starting on the fourth
rising edge of the serial clock after the start bit has been
received. Following this sample time, the device uses
the collected charge on the internal sample/hold
capacitor to produce a serial 12-bit digital output code.
Conversion rates of 100 ksps are possible on the
MCP3204/3208. See Section 6.2 “Maintaining Mini-
, “Maintaining Minimum Clock
Speed”, for information on minimum clock rates.
Communication with the device is accomplished using
a 4-wire SPI-compatible interface.
4.1
Analog Inputs
The MCP3204/3208 devices offer the choice of using
the analog input channels configured as single-ended
inputs or pseudo-differential pairs. The MCP3204 can
be configured to provide two pseudo-differential input
pairs or four single-ended inputs, while the MCP3208
can be configured to provide four pseudo-differential
input pairs or eight single-ended inputs. Configuration
is done as part of the serial command before each
conversion begins. When used in the pseudo-
differential mode, each channel pair (i.e., CH0 and
CH1, CH2 and CH3 etc.) is programmed to be the IN+
and IN- inputs as part of the command string transmit-
ted to the device. The IN+ input can range from IN- to
(VREF + IN-). The IN- input is limited to ±100 mV from
the VSS rail. The IN- input can be used to cancel small
signal common-mode noise which is present on both
the IN+ and IN- inputs.
When operating in the pseudo-differential mode, if the
voltage level of IN+ is equal to or less than IN-, the
resultant code will be 000h. If the voltage at IN+ is equal
to or greater than {[VREF + (IN-)] - 1 LSB}, then the
output code will be FFFh. If the voltage level at IN- is
more than 1 LSB below VSS, the voltage level at the
IN+ input will have to go below VSS to see the 000h
output code. Conversely, if IN- is more than 1 LSB
above VSS, then the FFFh code will not be seen unless
the IN+ input level goes above VREF level.
For the A/D converter to meet specification, the charge
holding capacitor (CSAMPLE) must be given enough
time to acquire a 12-bit accurate voltage level during
the 1.5 clock cycle sampling period. The analog input
model is shown in Figure 4-1.
This diagram illustrates that the source impedance (RS)
adds to the internal sampling switch (RSS) impedance,
directly effecting the time that is required to charge the
capacitor (CSAMPLE). Consequently, larger source
impedances increase the offset, gain and integral
linearity errors of the conversion (see Figure 4-2).
4.2
Reference Input
For each device in the family, the reference input
(VREF) determines the analog input voltage range. As
the reference input is reduced, the LSB size is reduced
accordingly. The theoretical digital output code pro-
duced by the A/D converter is a function of the analog
input signal and the reference input, as shown below.
EQUATION 4-1:
When using an external voltage reference device, the
system
designer
should
always
refer
to
the
manufacturer’s recommendations for circuit layout.
Any instability in the operation of the reference device
will have a direct effect on the operation of the A/D
converter.
Where:
VIN
=
analog input voltage
VREF
=
reference voltage
Digital Output Code
4096
V
IN
×
V
REF
---------------------------
=
相关PDF资料 |
PDF描述 |
|---|---|
| VI-2N3-IW | CONVERTER MOD DC/DC 24V 100W |
| ALD4302APBL | IC COMP VOLT PUSH-PULL QD 14PDIP |
| B37947K9222J62 | CAP CER 2200PF 16V 5% NP0 0805 |
| ALD4302ASBL | IC COMP VOLT PUSH-PULL QD 14SOIC |
| ALD4301PBL | IC COMP VOLT CMOS OD QUAD 14PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP3208 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2.7V 4-Channel/8-Channel 12-Bit A/D Converters with SPI Serial Interface |
| MCP-320-81302-0B | 制造商:Supermicro Computer Inc 功能描述:OPTIONAL FAN TRAY FOR ONE 40X28MM FAN IN SC813 - Bulk |
| MCP-320-81802-0B | 制造商:SUPER MICRO COMPUTER, INC. 功能描述:SC818_GPU_FAN _HOLDER_2_4028_ASSY (A5-SC81806-XX00C101) - Bulk |
| MCP-320-83602-0N-AI031 | 制造商:Supermicro Computer Inc 功能描述:EXTRA 80MM FAN BRACKET SET FOR OEM SC836 - Bulk |
| MCP3208-BI/P | 功能描述:模数转换器 - ADC 12-bit SPI 8 Chl RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。