参数资料
型号: MIC2341R-2YTQ TR
厂商: Micrel Inc
文件页数: 7/32页
文件大小: 1277K
描述: IC HOT PLUG CTLR DUAL PCI 48TQFP
标准包装: 2,000
类型: 热交换控制器
应用: 通用型,PCI Express?
内部开关:
电流限制: 可调
电源电压: 3.3V,12V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 48-TQFP
供应商设备封装: 48-TQFP(7x7)
包装: 带卷 (TR)
Micrel, Inc.
MIC2341/2341R
 
 
October 2007 
7
M9999-102507-A
 (408) 944-0800
 
Pin Description (cont.)
Pin Number
Pin Name
Pin Function
1
36
/FAULT_MAINA
/FAULT_MAINB 
/FAULT_MAIN[A/B] Outputs are open-drain, asserted active-LOW digital outputs
that are normally connected by an external 10k& resistor to VSTBY. Asserted
whenever the primary or secondary circuit breaker trips because of an overcurrent
fault condition or an input undervoltage. Applying a high-to-low transition at the
ON[A/B] pin resets the /FAULT_MAIN[A/B] outputs if /FAULT_MAIN[A/B] was
asserted in response to a fault condition on one of the slots MAIN outputs (+12V or
+3.3V). If an overcurrent event asserted /FAULT_MAIN[A/B], the respective outputs
circuit breaker is reset when
/FAULT_MAIN[A/B] output signal is de-asserted. A 200ns minimum pulse width
(t
LPW
) for ON[A/B] will reset the MAIN outputs in the event of an overcurrent fault
once the fault is removed.
If a fault condition occurred on both the MAIN and VAUX outputs of the same slot,
then a high-to-low transition on both ON[A/B] and AUXEN[A/B] must be applied to
de-assert the /FAULT_MAIN[A/B] and /FAULT_AUX[A/B] outputs.
To simplify system fault reporting, the /FAULT_MAIN[A/B] output pins may be
connected together with the /FAULT_AUX[A/B] output pins. 
4
39
/CRSWA
/CRSWB 
Card Retention Switch Inputs [A/B]. These are level sensitive, asserted active- LOW
digital inputs with internal pull-up resistors to VSTBY[A]. These inputs can be
connected to the PRNST#1 or PRNST#2 pins on a PCIe connector to indicate to the
MIC2341 that a PCIe plug-in card is present and firmly mated. Internally, the
MIC2341s +12VGATE[A/B], +3VGATE[A/B], and 3VAUX[A/B] gate drive circuits are
gated with the MIC2341s ON[A/B] and the AUXEN[A/B] inputs to deliver power to
the connector only when a PCIe plug-in card is present. During operation, if the
/CRSW[A/B] inputs are disconnected or if there is a pc board trace failure, all
outputs on the respective slot are turned OFF without delay. Each of these inputs
exhibit an internal switch debounce delay of approximately 10ms. 
48
37
/FAULT_AUXA
/FAULT_AUXB 
/FAULT_AUX[A/B] Outputs are open-drain, asserted active-LOW digital outputs that
are normally connected by an external 10k& resistor to VSTBY. Asserted whenever
the VAUX[A/B] circuit breaker trips because of an overcurrent fault condition or a
slot/die overtemperature condition. Applying a high-to-low transition at the
AUXEN[A/B] pin for at least 0.5祍 resets the /FAULT_AUX[A/B] outputs if the
/FAULT_AUX[A/B] output signal was asserted in response to a fault condition on the
respective slots VAUX output. If an overcurrent event asserted /FAULT_AUX[A/B],
the respective outputs VAUX circuit breaker is reset when /FAULT_AUX[A/B] output
signal is de-asserted. A 200ns minimum pulse width (t
LPW
) for AUX_EN[A/B] will
reset the MAIN outputs in the event of an overcurrent fault once the fault is
removed.
If a fault condition occurred on both the MAIN and VAUX outputs of the same slot,
then a high-to-low transition on both ON[A/B] and AUXEN[A/B] must be applied to
de-assert the /FAULT_MAIN[A/B] and /FAULT_AUX[A/B] outputs.
To simplify system fault reporting, the /FAULT_AUX[A/B] output pins may be
connected together with the /FAULT_MAIN[A/B] output pins. 
9
28
/FORCE_ONA
/FORCE_ONB 
Force On Enable Inputs [A/B]: These active-LOW, level-sensitive inputs with internal
pull-up current (礎) to VSTBY[A] will turn on all three of the respective slots outputs
(+12V, +3.3V, and VAUX), while specifically defeating all protections on those
supplies when asserted. This explicitly includes all overcurrent and short circuit
protections and on-chip thermal protection for the VAUX[A/B] supplies. Additionally
included are the UVLO protections for the +3.3V and +12V main supplies. The
/FORCE_ON[A/B] pins do not
 disable UVLO protection for the VAUX[A/B] supplies.
These input pins are intended for diagnostic purposes only. 
Asserting /FORCE_ON[A/B] will cause the respective slots /PWRGD[A/B] and
/DLY_PWRGD[A/B] output signals to be asserted LOW and cause the
/FAULT_MAIN[A/B], the /FAULT_AUX[A/B], the /INT, and the SYSPWRGD output
signals to their open-drain state. 
相关PDF资料
PDF描述
M4A3-32/32-7VNI48 IC CPLD ISP 4A 32MC 48TQFP
TAP104M035BRS CAP TANT 0.1UF 35V 20% RADIAL
TPMD477K006R0030 CAP TANT 470UF 6.3V 10% 2917
EMM43DRUI CONN EDGECARD 86POS DIP .156 SLD
ISPLSI 2032VE-135LTN48 IC PLD ISP 32I/O 7.5NS 48TQFP
相关代理商/技术参数
参数描述
MIC2342-2YTQ 功能描述:热插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MIC2342-2YTQ TR 功能描述:热插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MIC2342R-2YTQ 功能描述:热插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MIC2342R-2YTQ TR 功能描述:热插拔功率分布 Dual -Slot PCI Express Hot-Plug Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MIC23450-AAAYML T5 功能描述:直流/直流开关调节器 3MHz PWM 2A Triple Buck Regulator w/ HyperLight Load & Power Good RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5