参数资料
型号: MIC3000BMLTR
厂商: MICREL INC
元件分类: 数字传输电路
英文描述: ATM/SONET/SDH SUPPORT CIRCUIT, QCC24
封装: 4 X 4 MM, MLF-24
文件页数: 19/68页
文件大小: 444K
代理商: MIC3000BMLTR
MIC3000
Micrel
M9999-101204
26
October 2004
Event
Condition
MIC3000 Response
Temperature high alarm
TEMP > TMAX
Set ALARM0[7]
Temperature low alarm
TEMP < TMIN
Set ALARM0[6]
Voltage high alarm
VIN > VMAX
Set ALARM0[5]
Voltage low alarm
VIN < VMIN
Set ALARM0[4]
TX bias high alarm
IBIAS > IBMAX
Set ALARM0[3]
TX bias low alarm
IBIAS < IBMIN
Set ALARM0[2]
TX power high alarm
TXOP > TXMAX
Set ALARM0[1]
TX power low alarm
TXOP < TXMIN
Set ALARM0[0]
RX power high alarm
RXOP > RXMAX
Set ALARM1[7]
RX power low alarm
RXOP < RXMIN
Set ALARM1[6]
Temperature high warning
TEMP > THIGH
Set WARN0[7]
Temperature low warning
TEMP < TLOW
Set WARN0[6]
Voltage high warning
VIN > VHIGH
Set WARN0[5]
Voltage low warning
VIN < VLOW
Set WARN0[4]
TX bias high warning
IBIAS > IBHIGH
Set WARN0[3]
TX bias low warning
IBIAS < IBLOW
Set WARN0[2]
TX power high warning
TXOP > TXHIGH
Set WARN0[1]
TX power low warning
TXOP < TXLOW
Set WARN0[0]
RX power high warning
RXOP > RXHIGH
Set WARN1[7]
RX power low warning
RXOP < RXLOW
Set WARN1[6]
Table 17. MIC3000 Events
Alarms and Warning Flags
There are twenty different conditions that will cause the
MIC3000 to set one of the bits in the WARNx or ALARMx
registers. These conditions are listed in Table 17. The less
critical of these events generate warning flags by setting a bit
in WARN0 or WARN1. The more critical events cause bits to
be set in ALARM0 or ALARM1.
An event occurs when any alarm or warning condition be-
comes true. Each event causes its corresponding status bit
in ALARM0, ALARM1, WARN0, or WARN1 to be set. This
action cannot be masked by the host. The status bit will
remain set until the host reads that particular status register,
a power on-off cycle occurs, or the host toggles TXDISABLE.
If TXDISABLE is asserted at any time during normal opera-
tion, A/D conversions continue. The A/D results for all param-
eters will continue to be reported. All events will be reported
in the normal way. If they have not already been individually
cleared by read operations, when TXDISABLE is deasserted,
all status registers will be cleared.
Control and Status I/O
The logic for the transceiver control and status I/O is shown
schematically in Figure 13. Note that the internal drivers on
RXLOS, RATE_SELECT, and TXFAULT are all open-drain.
These signals may be driven either by the internal logic or
external drivers connected to the corresponding MIC3000
pins. In any case, the signal level appearing at the pins of the
MIC3000 will be reported in the control register status bits.
Note that the control bits for TX_DISABLE and RATE_SELECT
and the status bits for TXFAULT and RXLOS do not meet the
timing requirements specified in the SFP MSA or the GBIC
Specification, revision 5.5 (SFF-8053) for the hardware sig-
nals. The speed of the serial interface limits the rate at which
these functions can be manipulated and/or reported. The
response time for the control and status bits is given in the
“Electrical Characteristics” section.
相关PDF资料
PDF描述
MIC37102BMTR 1.24 V-6 V ADJUSTABLE POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO8
MIC3775-3.0BMMTR 3 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO8
MIC3775-1.65BMMTR 1.65 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO8
MIC3808YMTR 1 A SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PDSO8
MIC39100-5.0BSTR 5 V FIXED POSITIVE LDO REGULATOR, 0.63 V DROPOUT, PDSO4
相关代理商/技术参数
参数描述
MIC-3000HRS 制造商:Pulse 功能描述:Headset Condenser Microphone with 4Pin HIROSE Plug - Beige
MIC-3000J 制造商:Pulse 功能描述:Headset Condenser Microphone with 3.5mm Plug - Beige
MIC-3000LJ 制造商:Pulse 功能描述:Headset Condenser Microphone with Locking 3.5mm Plug - Beige
MIC-3000X3 制造商:Pulse 功能描述:Headset Condenser Microphone with 3Pin Mini XLR Plug - Beige
MIC-3000X4 制造商:Pulse 功能描述:Headset Condenser Microphone with 4Pin Mini XLR Plug - Beige