- 您现在的位置：买卖IC网 > PDF目录9009 > MK1581-01GILFTR (IDT, Integrated Device Technology Inc)IC CLK GENERATOR T1/E1 16-TSSOP PDF资料下载
参数资料
| 型号： | MK1581-01GILFTR |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 8/11页 |
| 文件大小： | 0K |
| 描述： | IC CLK GENERATOR T1/E1 16-TSSOP |
| 标准包装： | 2,500 |
| 类型： | 时钟发生器 |
| PLL： | 无 |
| 输入： | 时钟，晶体 |
| 输出： | CMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 2.048MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
MK1581-01
LOW PHASE NOISE T1/E1 CLOCK GENERATOR
VCXO AND SYNTHESIZER
IDT LOW PHASE NOISE T1/E1 CLOCK GENERATOR
6
MK1581-01
REV F 051310
Recommended Power Supply Connection for
Optimal Device Performance
Crystal Load Capacitors
The device crystal connections should include pads for
small capacitors from X1 to ground and from X2 to ground,
shown as CL in the External Component Schematic. These
capacitors are used to adjust the stray capacitance of the
board to match the nominally required crystal load
capacitance. Because load capacitance can only be
increased in this trimming process, it is important to keep
stray capacitance to a minimum by using very short PCB
traces (and no vias) been the crystal and device.
In most cases the load capacitors will not be required. They
should not be stuffed on the prototype evaluation board as
the indiscriminate use of these trim capacitors will typically
cause more crystal centering error than their absence. If the
need for the load capacitors is later determined, the values
will fall within the 1-4 pF range. The need for, and value of,
these trim capacitors can only be determined at prototype
evaluation. Refer to MAN05 for the centering capacitor
selection procedure.
PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed. Please
also refer to the Recommended PCB Layout drawing on
Page 7.
1) Each 0.01F decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No via’s should be used between decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via. Distance of the ferrite bead and bulk decoupling
from the device is less critical.
2) The loop filter components must also be placed close to
the CHGP and VIN pins. CP should be closest to the device.
Coupling of noise from other system signal traces should be
minimized by keeping traces short and away from active
signal traces. Use of vias should be avoided.
3) The external crystal should be mounted just next to the
device with short traces. The X1 and X2 traces should not
be routed next to each other with minimum spaces, instead
they should be separated and away from other traces.
4) To minimize EMI the 33
series termination resistor, if
needed, should be placed close to the clock output.
5) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers (the ferrite bead and bulk decoupling capacitor can be
mounted on the back). Other signal traces should be routed
away from the MK1581-01. This includes signal traces just
underneath the device, or on layers adjacent to the ground
plane layer used by the device.
The IDT Applications Note MAN05 may also be referenced
for additional suggestions on layout of the crystal section.
C onnec tion to 3.3V
Pow er Plane
Ferrite
B ead
B ulk D ec oupling C apac itor
(suc h as 1
F Tantalum )
VD D Pin
0.01
F D ecoupling C apacitors
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J5X-MZ-F1 | CONVERTER MOD DC/DC 5.2V 25W |
| VE-B02-MY-F4 | CONVERTER MOD DC/DC 15V 50W |
| VE-J5W-MZ-F4 | CONVERTER MOD DC/DC 5.5V 25W |
| VE-B02-MY-F2 | CONVERTER MOD DC/DC 15V 50W |
| SL28PCIE30ALC | IC CLOCK PCIE GEN2 DIFF 32QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK1581-01GITR | 功能描述:IC CLK GENERATOR T1/E1 16-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MK159 | 制造商:Velleman Inc 功能描述:Brain Game Kit |
| MK15-B-0 | 制造商:MEDER 制造商全称:Meder Electronic 功能描述:MK Reed Sensors |
| MK15-B-0_DE | 制造商:MEDER 制造商全称:Meder Electronic 功能描述:(deutsch) MK Reed Sensor |
| MK15-B-1 | 功能描述:近程传感器 1 Form A Flat Leads Slot Mount AT 1015 RoHS:否 制造商:Vishay Semiconductors 感应方式:Optical 感应距离:1 mm to 200 mm 电源电压:2.5 V to 3.6 V 安装风格:SMD/SMT 输出配置:Digital 最大工作温度:+ 85 C 最小工作温度:- 25 C 系列:VCNL3020 |
发布紧急采购，3分钟左右您将得到回复。