- 您现在的位置：买卖IC网 > PDF目录53727 > MK2049-34SAILF 77.76 MHz, OTHER CLOCK GENERATOR, PDSO20 PDF资料下载
参数资料
| 型号： | MK2049-34SAILF |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 77.76 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| 封装： | 0.300 INCH, ROHS COMPLIANT, SOIC-20 |
| 文件页数： | 4/8页 |
| 文件大小： | 148K |
| 代理商： | MK2049-34SAILF |
3.3 Volt Communications Clock VCXO PLL
MDS 2049-34A B
4
Revision 060105
Integrated Circuit Systems, Inc.
525 Race Street, San Jose, CA 95126
tel (408) 297-1201
www.icst.com
MK2049-34A
Buffer Mode
Unlike the other two modes that accept only a single specified input frequency, Buffer Mode will accept a wider
range of input clocks. The input jitter is attenuated and the outputs on CLK and CLK/2 also provide the option of
getting x1, x2, x4, or 1/2 of the input frequency. For example, this mode can be used to remove the jitter from a 27
MHz clock, generating low-jitter 27 MHz and 13.5 MHz outputs.
Input and Output Synchronization
As shown in the tables on page 3, the MK2049-34A offers a Zero Delay feature in all selections. There is an internal
feedback path between ICLK and the output clocks, providing a fixed phase relationship between the input and
output, a requirement in many communication systems.
The rising edge of ICLK will be aligned with the rising edges of CLK and CLK/2 (8 kHz is used in this illustration, but
the same is true for the selections in the Loop Timing and Buffer Modes).
Measuring Zero Delay on the MK2049
The MK2049-34 produces low-jitter output clocks. In addition, this part has a very low bandwidth on the order of a
few Hertz. Since most 8 kHz input clocks will have high jitter, this can make measuring the input-to-output skew
(zero delay feature) very difficult. The MK2049 is designed to reject the input jitter; when the input and output clocks
are both displayed on an oscilloscope, they may appear not to be locked because the scope trigger point is
constantly changing with the input jitter. In fact, the input and output clocks probably are locked and the MK2049 will
have zero delay to the average position of the 8 kHz input clock. In order to see this clearly, a low jitter 8 kHz input
clock is necessary. Most lab frequency sources are NOT SUITABLE for this since they have high jitter at low
frequencies.
Frequency Locking to the Input
In all modes, the output clocks are frequency-locked to the input. The outputs will remain at the specified output
frequency as long as the combined variation of the input frequency and the crystal does not exceed 100 ppm. For
example, if the crystal can vary ±40 ppm (initial accuracy + temperature + aging), then the input frequency can vary
by up to 60 ppm and still have the output clock remain frequency-locked.
IC L K ( 8 k H z )
CL K ( M H z )
CL K /2 ( M H z )
Figu r e 1 . M K 2 0 4 9 - 3 4 Input a nd O u t put C loc k W a v e f o r m s
相关PDF资料 |
PDF描述 |
|---|---|
| MK2049-36SILFTR | 155.52 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MK2049-36SI | 155.52 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MK2059-01SILFTR | 25.92 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MK2059-01SILF | 25.92 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MK2702STR | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK2049-34SAILFTR | 功能描述:时钟合成器/抖动清除器 3.3 VOLT COMMUNICA. CLOCK VCXO PLL RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| MK2049-34SAITR | 功能描述:IC VCXO PLL CLK SYNTH 20-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MK2049-34SI | 制造商:ICS 制造商全称:ICS 功能描述:3.3 V Communications Clock PLL |
| MK2049-34SITR | 制造商:ICS 制造商全称:ICS 功能描述:3.3 V Communications Clock PLL |
| MK2049-35 | 制造商:ICS 制造商全称:ICS 功能描述:3.3 V Communications Clock PLL |
发布紧急采购，3分钟左右您将得到回复。