- 您现在的位置：买卖IC网 > PDF目录97606 > MK2746G 133.33 MHz, VIDEO CLOCK GENERATOR, PDSO16 PDF资料下载
参数资料
| 型号： | MK2746G |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 133.33 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| 封装： | 4.40 MM, 0.65 MM PITCH, TSSOP-16 |
| 文件页数： | 3/5页 |
| 文件大小： | 135K |
| 代理商： | MK2746G |
DVD/MPEG CLOCK SOURCE
MDS 2746 A
3
Revision 100802
In te gr ated Circuit Systems ● 525 Ra ce Street, San Jose, CA 9512 6 ● tel (4 08) 295-9 800 ● www.icst.com
MK2746
External Component Selection
The MK2746 requires a minimum number of external
components for proper operation.
Decoupling Capacitors
Decoupling capacitors of 0.01
F should be connected
between VDD and GND as close to the MK2746 as
possible. For optimum device performance, the
decoupling capacitors should be mounted on the
component side of the PCB. Avoid the use of vias in the
decoupling circuit.
Series Termination Resistor
When the PCB traces between the clock outputs and
the loads are over 1 inch, series termination should be
used. To series terminate a 50
trace (a commonly
used trace impedance) place a 33
resistor in series
with the clock line, as close to the clock output pin as
possible. The nominal impedance of the clock output is
20
.
Crystal Tuning Load Capacitors
For a crystal input, a parallel resonant fundamental
mode crystal should be used. Crystal capacitors must
be connected between each of the pins X1 and X2 to
ground. The value (in pF) of these crystal caps should
equal (CL-6)*2. In this equation CL is equal to the
crystal load capacitance in pF. As an example, for a
crystal with an 18 pF load capacitance, each crystal
capacitor would be 24 pF [(18-6)*2=24].
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) The 0.01F decoupling capacitor should be mounted
on the component side of the board as close to the
VDD pin as possible. No vias should be used between
decoupling capacitor and VDD pin. The PCB trace to
VDD pin should be kept as short as possible, as should
the PCB trace to the ground via. Distance of the ferrite
bead and bulk decoupling from the device is less
critical.
2) The external crystal should be mounted just next to
the device with short traces. The X1 and X2 traces
should not be routed next to each other with minimum
spaces, instead they should be separated and away
from other traces.
3) To minimize EMI the 33
series termination resistor,
if needed, should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers (the ferrite bead and bulk decoupling
capacitor can be mounted on the back). Other signal
traces should be routed away from the MK2746. This
includes signal traces just underneath the device, or on
layers adjacent to the ground plane layer used by the
device.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the MK2746. These ratings,
which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of
the device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Item
Rating
Supply Voltage, VDD
7 V
All Inputs and Outputs
-0.5 V to VDD+0.5 V
Ambient Operating Temperature
0 to +70
°C
Storage Temperature
-65 to +150
°C
Soldering Temperature
260
°C
相关PDF资料 |
PDF描述 |
|---|---|
| MKRKAFREQ2AB0P00R11 | 1-PORT SAW RESONATOR, 32.3 MHz - 100 MHz |
| MKRKAFREQ1AB0P00B05 | 1-PORT SAW RESONATOR, 10 MHz - 32.2 MHz |
| MM3005 | 2500 mA, 60 V, NPN, Si, SMALL SIGNAL TRANSISTOR, TO-39 |
| MM5007 | 2 A, 100 V, PNP, Si, POWER TRANSISTOR, TO-205AD |
| MMBD4448TWT/R13 | 0.15 A, 100 V, 3 ELEMENT, SILICON, SIGNAL DIODE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK2746GLF | 功能描述:IC CLK SOURCE DVD/MPEG 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| MK2746GLFTR | 功能描述:时钟合成器/抖动清除器 DVD/MPEG CLOCK SOURCE RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| MK2746GT | 制造商:ICS 制造商全称:ICS 功能描述:DVD/MPEG CLOCK SOURCE |
| MK2746GTR | 功能描述:IC CLK SOURCE DVD/MPEG 16-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MK2754 | 制造商:ICS 制造商全称:ICS 功能描述:Low Cost 54 MHz VCXO |
发布紧急采购，3分钟左右您将得到回复。