- 您现在的位置：买卖IC网 > PDF目录62583 > MK3771-17R (INTEGRATED DEVICE TECHNOLOGY INC) 108 MHz, VIDEO CLOCK GENERATOR, PDSO28 PDF资料下载
参数资料
| 型号： | MK3771-17R |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 108 MHz, VIDEO CLOCK GENERATOR, PDSO28 |
| 封装： | 0.150 INCH, 0.025 INCH PITCH, MO-153, SSOP-28 |
| 文件页数： | 3/9页 |
| 文件大小： | 219K |
| 代理商： | MK3771-17R |
MK3771-17
VCXO AND HDTV SET-TOP CLOCK SOURCE
VCXO AND SYNTHESIZER
IDT VCXO AND HDTV SET-TOP CLOCK SOURCE
3
MK3771-17
REV E 051310
Pin Descriptions
KEY:
I = Input
TI = Tri-level
O = Output
P = Power supply connection
XI, XO= Crystal connections
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
BS0
I
B clock select 0.
2
X2
XO
Crystal connection. Connect to a pullable 13.5 MHz crystal.
3
X1
XI
Crystal connection. Connect to a pullable 13.5 MHz crystal.
4, 5, 7, 8, 22
VDD
P
Connect to +3.3 V.
6
VIN
I
Analog control voltage for VCXO. Pulls outputs ±100 ppm by varying from
0 to 3.3 V.
9
CS
TI
Communications Clock Select. Selects CCLK 1 and 2 per table above.
Internal pull-up.
10, 11, 19,
20, 24
GND
P
Connect to ground.
12
BCLK
O
B clock output. Determined by status of AS2:0 per table above.
13
VS
TI
VCXO Clock Select. Selects frequencies on VCLK1-VCLK4 per table
above.
14
ACLK
O
Audio Clock Output. Determined by status of AS2:0 per table above.
15
CCLK2
O
Communications Clock Output 2. Determined by status of CS per table
above.
16
BS1
TI
B Clock Select 1. Selects BCLK frequency. See table above.
17
CCLK1
O
Communications Clock Output 1. Determined by status of CS per table
above.
18
VCLK3
O
VCXO Clock output 3. Can be either 27 or 13.5 MHz per table above.
21
AS2
I
Audio Clock Select pin 2. Selects Audio clock on pin 14 per table above.
Internal pull-up.
23
VCLK4
O
VCXO Clock output 4. Can be either 27 or 108 MHz per table above.
25
VCLK1
O
VCXO Clock output 1. Always 27 MHz.
26
VCLK2
O
VCXO Clock output 2. Can be either 27 or 54 MHz per table above.
27
AS0
I
Audio Clock Select pin 0. Selects Audio clock on pin 14 per table above.
Internal pull-up.
28
AS1
I
Audio Clock Select pin 1. Selects Audio clock on pin 14 per table above.
Internal pull-up.
相关PDF资料 |
PDF描述 |
|---|---|
| MK5814SLF | 128 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK5814STR | 128 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK5814SLFTR | 128 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK5814S | 128 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK74CG117AF | 90 MHz, OTHER CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK3771-17RLF | 功能描述:VCXO振荡器 VCXO AND HDTV SET-TO P CLOCK SOURCE RoHS:否 制造商:Fox 封装 / 箱体:5 mm x 3.2 mm 频率:19.2 Mhz 频率稳定性:2.5 PPM 输出格式: 封装:Reel 电源电压:3 V 端接类型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作温度:- 20 C 最大工作温度:+ 75 C |
| MK3771-17RLFTR | 功能描述:时钟发生器及支持产品 VCXO AND HDTV SET-TO P CLOCK SOURCE RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MK3771-17RTR | 功能描述:IC VCXO/PLL CLK SYNTHESZR 28SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MK3801N06 | 制造商:SGS 功能描述:REV H |
| MK3801N-6 | 制造商:MOSTEK 功能描述: 制造商:STMicroelectronics 功能描述: |
发布紧急采购，3分钟左右您将得到回复。