参数资料
型号: MK3771-17RLFTR
元件分类: 时钟产生/分配
英文描述: 108 MHz, OTHER CLOCK GENERATOR, PDSO28
封装: 0.150 INCH, 0.025 INCH PITCH, LEAD FREE, MO-153, SSOP-28
文件页数: 4/8页
文件大小: 182K
代理商: MK3771-17RLFTR
VCXO and HDTV Set-Top Clock Source
MDS 3771-17 C
4
Revision 083104
Integrated Circuit Systems, Inc.
525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com
MK3771-17
External Component Selection
The MK3771-17 requires a minimum number of
external components for proper operation.
Decoupling Capacitors
Decoupling capacitors of 0.01
F should be connected
between VDD and GND on pins 3 and 6, and on pins
13 and 14, as close to the MK3771-17 as possible. For
optimum device performance, the decoupling
capacitors should be mounted on the component side
of the PCB. Avoid the use of vias in the decoupling
circuit.
Series Termination Resistor
When the PCB traces between the clock outputs and
the loads are over 1 inch, series termination should be
used. To series terminate a 50
trace (a commonly
used trace impedance) place a 33
resistor in series
with the clock line, as close to the clock output pin as
possible. The nominal impedance of the clock output is
20
.
Quartz Crystal
The MK3771-17 VCXO function consists of the
external crystal and the integrated VCXO oscillator
circuit. To assure the best system performance
(frequency pull range) and reliability, a crystal device
with the recommended parameters must be used, and
the layout guidelines discussed in the following section
must be followed.
The frequency of oscillation of a quartz crystal is
determined by its “cut” and by the load capacitors
connected to it. The MK3771-17 incorporates on-chip
variable load capacitors that “pull” (change) the
frequency of the crystal. The crystal specified for use
with the MK3771-17 is designed to have zero
frequency error when the total of on-chip + stray
capacitance is 14 pF.
The external crystal must be connected as close to the
chip as possible and should be on the same side of the
PCB as the MK3771-17. There should be no vias
between the crystal pins and the X1 and X2 device
pins. There should be no signal traces underneath or
close to the crystal.
Please see application note MAN05 for recommended
crystal parameters and suppliers.
Crystal Tuning Load Capacitors
The crystal traces should include pads for small fixed
capacitors, one between X1 and ground, and another
between X2 and ground. Stuffing of these capacitors
on the PCB is optional. The need for these capacitors is
determined at system prototype evaluation, and is
influenced by the particular crystal used (manufacture
and frequency) and by PCB layout. The typical required
capacitor value is 1 to 4 pF.
To determine the need for and value of the crystal
adjustment capacitors, you will need a PC board of
your final layout, a frequency counter capable of about
1 ppm resolution and accuracy, two power supplies,
and some samples of the crystals which you plan to
use in production, along with measured initial accuracy
for each crystal at the specified crystal load
capacitance, CL.
To determine the value of the crystal capacitors:
1. Connect VDD of the MK3771-17 to 3.3 V. Connect
pin 4 of the MK3771-17 to the second power supply.
Adjust the voltage on pin 4 to 0V. Measure and record
the frequency of the CLK output.
2. Adjust the voltage on pin 4 to 3.3 V. Measure and
record the frequency of the same output.
To calculate the centering error:
Where:
ftarget = nominal crystal frequency
errorxtal =actual initial accuracy (in ppm) of the crystal
being measured
If the centering error is less than ±25 ppm, no
adjustment is needed. If the centering error is more
than 25ppm negative, the PC board has excessive
stray capacitance and a new PCB layout should be
considered to reduce stray capacitance. (Alternately,
the crystal may be re-specified to a higher load
capacitance. Contact ICS for details.) If the centering
error is more than 25ppm positive, add identical fixed
centering capacitors from each crystal pin to ground.
The value for each of these caps (in pF) is given by:
External Capacitor =
2 x (centering error)/(trim sensitivity)
Error
10
6
x
f3.3V ftet
arg
()
f
0V
f
tet
arg
()
+
f
tet
arg
------------------------------------------------------------------------------
error
xtal
=
相关PDF资料
PDF描述
MK3771-17R 108 MHz, OTHER CLOCK GENERATOR, PDSO28
MK3771-17RLF 108 MHz, OTHER CLOCK GENERATOR, PDSO28
MK40DN512ZVLK10 RISC MICROCONTROLLER, PQFP80
MK40DN512ZVMB10 RISC MICROCONTROLLER, PBGA81
MK40DN512ZVMC10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121
相关代理商/技术参数
参数描述
MK3771-17RTR 功能描述:IC VCXO/PLL CLK SYNTHESZR 28SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
MK3801N06 制造商:SGS 功能描述:REV H
MK3801N-6 制造商:MOSTEK 功能描述: 制造商:STMicroelectronics 功能描述:
MK3805 制造商:ICS 制造商全称:ICS 功能描述:Buffer/Clock Driver
MK3805RI 功能描述:IC CLK BUFFER 1:5 100MHZ 20-QSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:- 标准包装:1 系列:HiPerClockS™ 类型:扇出缓冲器(分配),多路复用器 电路数:1 比率 - 输入:输出:2:18 差分 - 输入:输出:是/无 输入:CML,LVCMOS,LVPECL,LVTTL,SSTL 输出:LVCMOS,LVTTL 频率 - 最大:250MHz 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:- 其它名称:800-1923-6