- 您现在的位置：买卖IC网 > PDF目录80519 > MK41T56N00 (STMICROELECTRONICS) 0 TIMER(S), REAL TIME CLOCK, PDIP8 PDF资料下载
参数资料
| 型号： | MK41T56N00 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 时钟/数据恢复及定时提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDIP8 |
| 封装： | 0.40 MM LEAD FRAME, SKINNY, PLASTIC, DIP-8 |
| 文件页数： | 14/16页 |
| 文件大小： | 105K |
| 代理商： | MK41T56N00 |
7/16
MK41T56, MKI41T56
Table 10. AC Characteristics
(TA = 0 to 70 °C or –40 to 85°C; VCC = 4.5V to 5.5V)
Note: 1. Transmitter must internally provide a hold time to bridge the undefined region (300ns max.) of the falling edge of SCL.
Symbol
Parameter
Min
Max
Unit
fSCL
SCL Clock Frequency
0
100
kHz
tLOW
Clock Low Period
4.7
s
tHIGH
Clock High Period
4
s
tR
SDA and SCL Rise Time
1
s
tF
SDA and SCL Fall Time
300
ns
tHD:STA
START Condition Hold Time
(after this period the first clock pulse is generated)
4s
tSU:STA
START Condition Setup Time
(only relevant for a repeated start condition)
4.7
s
tSU:DAT
(1)
Data Setup Time
250
ns
tHD:DAT
Data Hold Time
0
s
tSU:STO
STOP Condition Setup Time
4.7
s
tBUF
Time the bus must be free before a new transmission can start
4.7
s
tI
Noise suppression time constant at SCL and SDA input
0.25
1
s
of data bytes transferred between the start and
stop conditions is not limited. The information is
transmitted byte-wide and each receiver acknowl-
edges with a ninth bit.
By definition, a device that gives out a message is
called "transmitter", the receiving device that gets
the message is called "receiver". The device that
controls the message is called "master". The de-
vices that are controlled by the master are called
"slaves".
Acknowledge. Each byte of eight bits is followed
by one acknowledge bit. This acknowledge bit is a
low level put on the bus by the receiver, whereas
the master generates an extra acknowledge relat-
ed clock pulse.
A slave receiver which is addressed is obliged to
generate an acknowledge after the reception of
each byte. Also, a master receiver must generate
an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse
in such a way that the SDA line is a stable Low dur-
ing the High period of the acknowledge related
clock pulse. Of course, setup and hold times must
be taken into account. A master receiver must sig-
nal an end-of-data to the slave transmitter by not
generating an acknowledge on the last byte that
has been clocked out of the slave. In this case, the
transmitter must leave the data line High to enable
the master to generate the STOP condition.
相关PDF资料 |
PDF描述 |
|---|---|
| M37531M8-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32 |
| M38503E6-XXXSP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| M37211M2-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| MB90F548PF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MSU2031C16U | 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK41T56N00TR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:CMOS 8K x 8 TIMEKEEPER SRAM |
| MK41T56S00 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:CMOS 8K x 8 TIMEKEEPER SRAM |
| MK41T56S00TR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:CMOS 8K x 8 TIMEKEEPER SRAM |
| MK4200 | 制造商:Abus 功能描述:Bulk |
| MK4222F | 制造商:Ohmite Mfg Co 功能描述: |
发布紧急采购，3分钟左右您将得到回复。