- 您现在的位置：买卖IC网 > PDF目录80344 > MK50X256CMB100R (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA81 PDF资料下载
参数资料
| 型号： | MK50X256CMB100R |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA81 |
| 封装： | 8 X 8 MM, MAPBGA-81 |
| 文件页数： | 46/72页 |
| 文件大小： | 1836K |
| 代理商： | MK50X256CMB100R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
6.6.3.2 12-bit DAC operating behaviors
Table 30. 12-bit DAC operating behaviors
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
IDDA_DACLP Supply current — low-power mode
—
150
μA
IDDA_DACH
P
Supply current — high-speed mode
—
700
μA
tDACLP
Full-scale settling time (0x080 to 0xF7F) — low-
power mode
—
100
200
μs
tDACHP
Full-scale settling time (0x080 to 0xF7F) — high-
power mode
—
15
30
μs
tCCDACLP Code-to-code settling time (0xBF8 to 0xC08) —
low-power mode
—
5
μs
tCCDACHP Code-to-code settling time (0xBF8 to 0xC08) —
high-speed mode
1
TBD
—
μs
Vdacoutl
DAC output voltage range low — high-speed
mode, no load, DAC set to 0x000
—
100
TBD
mV
Vdacouth
DAC output voltage range high — high-speed
mode, no load, DAC set to 0xFFF
VDACR
100
—
VDACR
mV
INL
Integral non-linearity error — high speed mode
—
±8
LSB
DNL
Differential non-linearity error — VDACR > 2 V
—
±1
LSB
DNL
Differential non-linearity error — VDACR =
VREFO (1.15 V)
—
±1
LSB
VOFFSET
Offset error
±0.4
—
±0.8
%FSR
EG
Gain error
±0.1
—
±0.6
%FSR
PSRR
Power supply rejection ratio, VDDA > = 2.4 V
60
90
dB
TCO
Temperature coefficient offset voltage
—
TBD
—
μV/C
TGE
Temperature coefficient gain error
—
TBD
—
ppm of
FSR/C
AC
Offset aging coefficient
—
TBD
μV/yr
Rop
Output resistance load = 3 kΩ
—
250
Ω
SR
Slew rate -80h→ F7Fh→ 80h
High power (SPHP)
Low power (SPLP)
1.2
0.05
1.7
0.12
—
V/μs
CT
Channel to channel cross talk
—
-80
dB
BW
3dB bandwidth
High power (SPHP)
Low power (SPLP)
550
40
—
kHz
1. Settling within ±1 LSB
2. The INL is measured for 0+100mV to VDACR100 mV
3. The DNL is measured for 0+100 mV to VDACR100 mV
4. The DNL is measured for 0+100mV to VDACR100 mV with VDDA > 2.4V
Peripheral operating requirements and behaviors
K50 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
50
Preliminary
Freescale Semiconductor, Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| M102E0200.0000DK | 200 MHz, OTHER CLOCK GENERATOR, MDIP24 |
| MK3723D | 14 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK3717S | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK5812SLFTR | 64 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MC9S12C32CFA25 | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK50X256CMC100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK5112F | 制造商:Ohmite Mfg Co 功能描述: |
| MK5145-31A38-EU | 制造商:Honeywell Sensing and Control 功能描述: |
| MK5-1A66B-500W | 制造商:MEDER 制造商全称:Meder Electronic 功能描述:Reed Sensors with Screw Fastening Slot |
| MK5-1A66C-500W | 制造商:Meder electronics(Standex) 功能描述: |
发布紧急采购，3分钟左右您将得到回复。