参数资料
型号: ML69Q6203LA
厂商: OKI ELECTRIC INDUSTRY CO LTD
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 120 MHz, RISC MICROCONTROLLER, PBGA272
封装: 15 X 15 MM, 0.65 PITCH, PLASTIC, LFBGA-272
文件页数: 12/18页
文件大小: 317K
代理商: ML69Q6203LA
Oki Semiconductor 3
ML696201 and ML69Q6203
Preliminary
Functional Description
CPU
- 32-bit RISC CPU (ARM946E)
- Built-in 8-KB instruction cache and 8-KB data cache
- Little-endian format
- Maximum operating frequency of 120 MHz
- Instruction structure – Highly dense 32-bit long instructions and their
subset 16-bit long instructions with high object code efciency can be
executed by switching between them.
- 31 General-purpose registers x 32 bits
- Built-in barrel shifter – The operations of the ALU and barrel shift can be
executed by one instruction.
- Built-in multiplier (32 bits x 16 bits)
- Built-in debug function (JTAG)
Cache memory
- 8-KB Instruction and 8 KB Data cache memory
- 4-Way set associative, 1 line, 16 bytes
Internal memory
- Built-in 128-KB SRAM (32 KWords x 32 bits)
- AHB bus connection
- Built-in 16-KB ROM for boot up (4 KWords x 32 bits)
Flash
- ML69Q6203: (256-K x 16-bit) Flash ROM is embedded in the MCP
(Multi-chip Package)
- ML696201: Version without Flash ROM
PLAT external memory controller (16-bit devices)
- ROM (Flash) access function
Supports 16- bit devices.
Supports asynchronous type Rooms.
Supports FLASH memories.
In models equipped with MCP Flash, the access to Flash is controlled.
- SRAM access function
Supports 16- bit devices
Supports asynchronous type SRAMs
Allows setting of access timing
- SDRAM access function – supports distributed CBR
Supports 16- bit devices
Supports distributed CBR
Allows setting of access timing
- External I/O access function
two banks of I/O space with two chip select pins for each bank
Supports 16- bit devices
Supports external wait input inputs
Allows setting of access timing for each bank
PLAT interrupt controller / extended-interrupt controller
- FIQ – One source (external source)
- 28 IRQ sources (23 internal sources and 5 external sources)
- Eight interrupt priority levels can be set for each interrupt source
- Release of STANDBY mode – A clock stop cancellation request is gener-
ated when the clock is stopped.
PLAT system timer
- 16-bit auto reload timer x 1 channel
- Cycle is 2.133 s to 139.5 ms
PLAT-SIO (UART)
- Full-duplex start-stop synchronization method
- Built-in baud-rate generator
DMA controller
- Four channels
- Fixed mode or round-robin mode priority can be selected
- The cycle-steal mode or burst-mode bus access privilege can be selected
- Software requests and external requests are supported as DMA transfer
requests
- A maskable interrupt request is issued to the CPU for each channel after
the specied number of DMA transfers is complete or after an error
occurs
- Maximum transfer count is 65,536 (64K)
- Data transfer sizes are 8, 16, or 32 bits
High speed USB Port
- USB Protocol 2.0 compliant
- Connectable to USB 1.1
- Connectable to High Speed (480 Mbps) or Full Speed (12 Mbps)
- The internal bus is connected to the AHB bus.
- Built in PHY
- Supports six programmable endpoints.
- Supports 4-KB multi-congurable FIFO memory
IDE Controller
- Maximum frequency is 60 MHz
- DMA and Ultra DMA are supported.
- Switchable to NAND Flash + GPIO using the IDEMODE pin
PWM
- PWM x 1 channel (16-bit resolution)
Watchdog timer
- 16-bit timer
- Interval-mode or watchdog-mode can be selected
- An interrupt or a reset can be generated
- Cycles can be set to 8.7, 35.0, 140.0 or 559.2 ms
Analog-to-digital converter
- 10-bit successive approximation type x 4 channels
- Sample / hold function
- Shortest conversion time is 6.7 s
I2C Bus Controller
-I2C bus single-channel master-mode compliant controller
- Communication speed is 100/400 kbps
- Supports 7-bit and 10-bit addressing
- Communication voltage is 2.7V to 3.3V
Timer
- 16-bit auto reload timer x 3 channels
- A different clock can be set for each channel.
- One-shot mode or interval mode can be set for each channel.
- Cycle can be set from 0.133 s to 2.237 s
Synchronous Serial I/O (SSIO)
- 8-bit clock synchronous serial port x 2 channels
- Maximum transfer rate: 15 Mbps
- 1/1, 1/2, 1/4, 1/16, 1/32 or 1/128 of the frequency of CCLK, or timer
overow clock can be selected.
- LSB rst or MSB rst selectable
- Master or slave mode selectable
- Transmit/receive interrupt, transmit/receive buffer empty interrupt
- Rollback test function
Universal Registers
- Four 8-bit general-purpose internal status/setup registers
相关PDF资料
PDF描述
ML86V8208 854 X 480 PIXELS DOT MAT LCD DSPL CTLR, PQFP176
ML87V3104TB 640 X 240 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP100
ML87V3116 DOT MAT LCD DSPL CTLR, PQFP176
ML87V3116 DOT MAT LCD DSPL CTLR, PQFP176
ML9041-XXACVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189
相关代理商/技术参数
参数描述
ML69Q6203-NNNLA 功能描述:ARM微控制器 - MCU 512K Flash 128K RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT
ML69Q6203-NNNLAZSAA 功能描述:ARM微控制器 - MCU 32bit 120MHz ARM946E 512KB Flash RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT
ML-6S6/12 制造商:GC Electronics 功能描述:
ML6S6/120V 制造商:GC Electronics 功能描述:
ML-6S6/120V 制造商:GC Electronics 功能描述: